Have a personal or library account? Click to login
A Compact Design of a Two-stage Piecewise Linear ADC Used for Sensor Linearity Improvement Cover

A Compact Design of a Two-stage Piecewise Linear ADC Used for Sensor Linearity Improvement

Measurement Science Review
Volume 25 (2025): Issue 6 (December 2025)
By: Jelena JovanovićORCID and  Dragan Denić  
Open Access
|Nov 2025

Figures & Tables

Fig. 1.

Traditional 6-bit two-stage piecewise linear ADC using a separate 3-bit flash ADC in each conversion stage.
Traditional 6-bit two-stage piecewise linear ADC using a separate 3-bit flash ADC in each conversion stage.

Fig. 2.

Compact 6-bit two-stage piecewise linear ADC using one 2-bit flash ADC and two additional comparators (C1 and C5).
Compact 6-bit two-stage piecewise linear ADC using one 2-bit flash ADC and two additional comparators (C1 and C5).

Fig. 3.

Illustration of a method for determining the break voltages of nonuniform segments (V1 to V7) in the first conversion stage and the break voltages of uniform sub-segments (V21, V22, and V23) in the second conversion stage (enlarged detail on the right).
Illustration of a method for determining the break voltages of nonuniform segments (V1 to V7) in the first conversion stage and the break voltages of uniform sub-segments (V21, V22, and V23) in the second conversion stage (enlarged detail on the right).

Numerical values of key parameters for various total resolution values n_

nNtNpnctnrtncpnrpδc [%]δr [%]
632141651464.285712.5000
843303292670.000018.7500
10546264175072.580621.8750
1265126128339873.809523.4375
14762542566519474.409424.2187
168751051212938674.705924.6094
18981022102425777074.853224.8047
2010920462048513153874.926724.9023
221110409440961025307474.963424.9512
241211819081922049614674.981724.9756
261312163821638440971229074.990824.9878
281413327663276881932457874.995424.9939
3015146553465536163854915474.997724.9969
321615131070131072327699830674.998924.9985
DOI: https://doi.org/10.2478/msr-2025-0034 | Journal eISSN: 1335-8871
Journal RSS Feed
Language: English
Page range: 315 - 320
Submitted on: Jul 12, 2025
Accepted on: Oct 13, 2025
Published on: Nov 13, 2025
Published by: Slovak Academy of Sciences, Institute of Measurement Science
In partnership with: Paradigm Publishing Services
Publication frequency: Volume open
Keywords:
sensor linearization,
flash ADC,
two-stage piecewise linear ADC,
comparator count,
resistor count,
compact design
Related subjects:
Engineering,
Electrical engineering,
Control engineering, metrology and testing

© 2025 Jelena Jovanović, Dragan Denić, published by Slovak Academy of Sciences, Institute of Measurement Science
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.

Previous articleVolume 25 (2025): Issue 6 (December 2025)Next article