References
- Pablo González de Aledo Marugán, Javier González-Bayón and Pablo Sánchez Espeso, “Hardware performance estimation by Dynamic Scheduling”, in Proc. Of Forum on specification and Design Languages, pp. 1–6, 2011.
- Michael Kunz, Martin Kumm, Martin Heide, Peter Zipf, “Area Estimation of Look-Up Table Based Fixed-Point Computations on the example of a Real-Time High Dynamic Rang Imaging System”, In 22nd International conference on Field Programmable Logic and Applications (FPL), Oslo, Norway, pp. 591–594, Aug 29–31, 2012.
- Xiaoxia Niu, Yanxia Wu, Bowei Zhang, “Rapid FPGA-based Delay Estimation for the Hardware/Software Partitioning”, Journal of networks, vol.8, pp. 1183–1190, 5 May 2013.
- Xiaoxia Niu, Yanxia Wu, Bowei Zhang, Guochang Gu, Guoyin ZHANG “Auto Estimation Model of FPGA based Delay for the Hardware/Software Partitioning”, Journals of Computational Information system, vol.9, pp. 6767–6774,1 September 2013.
- Ville Eerola, Jari Nurmi “High-level parameterizable area estimation modeling for ASIC designs”, INTEGRATION, the VLSI journal, vol.47, pp. 461–475, 23 January 2014.
- Muzzaffar Rao, Thomas Newe, Ian Grout “AES implementation on Xilinx FPGAs suitable for FPGA based WBSNs”, In 9th International conference on Sensing Technology (ICST), pp. 773–778, Dec 8–10, 2015.
- Bianca Silveira, Cláudio Diniz, Mateus Beck Fonseca, Eduardo Costa “SATD Hardware Architecture Based on 8x8 Hadamard Transform for HEVC Encoder”, In IEEE International conference on Electronics, Circuits and Systems(ICECS), pp. 576–579, Dec 6–9, 2015.
- Paul Schumacher and Pradip Jha, “Fast and Accurate Resource Estimation of RTL-based designs targeting FPGA’s”, International conference on field programmable logic & applications, San Jose, CA, pp. 59–63, 2008.
- M. B. Abdelhalim and S. E.-D. Habib, “Fast FPGA-based Area and Latency Estimation for a Novel Hardware/Software Partitioning Scheme”, the 2nd intl. IEEE Design and Test Workshop, IDT07, Cairo, Egypt, pp. 775–779, 2008.
- Roel Meeuws, “A Quantitative Model for Hardware/Software Partitioning”, MSc thesis, Delft University of Technology, Delft, Netherland, Tech.Rep. RCOSY DES.6392, pp. 735–739, 2007.
- Peter A. Milder, Mohammad Ahmad, James C. Hoe, and Markus Püschel, “Fast and Accurate Resource Estimation of Automatically Generated Custom DFT IP Cores”, Proc. ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), Monterey, California, USA, pp. 211–220, 2006.
- D. Kulkarni, Walid A. Najjar, R. Rinker and F. J. Kurdahi, “Compile-Time Area Estimation for LUT-Based FPGAs”, ACMTODAES, Vol. 11, No.1, pp. 104–122, 2006.
- L. Yan, T. Srikanthan, and N. Gang, “Area and Delay Estimation for FPGA Implementation of Coarse-Grained Reconfigurable Architectures”, LCTES, Ottawa, Ontario, Canada, pp.182–188, 2006.
- Shi, C., Hwang, J., McMillan, S., Root, A., and Singh, V., “A System Level Resource Estimation Tool for FPGAs”, International Conference on Field Programmable Logic and Applications (FPL), LHCS 3203, pp. 423–433, 2004.
- A. Nayak, M. Haldar, A. Choudhary, and P. Banerjee, “Accurate Area and Delay Estimators for FPGAs”, DATE’02, Paris, France, pp. 862–869, 2002.
- F. Vahid and D. Gajski, “Incremental Hardware Estimation During Hardware/Software Functional Partitioning”, in Readings in hardware/software Co-design, G. De Micheli, R. Ernest, and W. Wolf (eds.), Morgan Kaufmann, pp. 516–521, 2002.
- P. Bjureus, M. Millberg, and A. Jantsch, “FPGA Resource and Timing Estimation from MATLAB Execution Traces”, CODES 2002, Estes Park, Colorado, USA, pp. 31–36, 2002.
- V. Srinivasan, S. Govindarajan, and R. Vemuri, “Fine-grained and Coarse-grained Behavioral Partitioning with Effective Utilization of Memory and Design Space Exploration for Multi-FPGA Architectures”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, no.1, pp. 140–158, 2001.
- R. Enzler, T. Jeger, D. Cottet, and G. Troster, “High Level Area and Performance Estimation of Hardware Building Blocks on FPGAs”, FPL 2000, Villach, Austria, pp. 525–534, 2000.
- R. L. Ernst and J. Henkel, “High-level Estimation Techniques for Usage in Hardware/Software Co-design”, ASPDAC ’98, Yokohama, Japan, pp. 353–360, 1998.
- F. Vahid, T. Dm Le, and Yu-Chin Hsu, “Functional Partitioning Improvements over Structural Partitioning for Packaging Constraints and Synthesis: Tool Performance”, ACM TODAES, Vol. 3, No. 2, pp. 181–208, 1998.
- Lanping Deng, Kanwaldeep Sobti, Chaitali Chakrabarti, “Accurate Models for Estimating Area and Power of FPGA Implementations”, In IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP - Las Vegas, NV, United States, pp. 1417–1420, 2008.
- Alexandros Papakonstantinou, Yun Liang, John A. Stratton, Karthik Gururaj, Deming Chen, Wen-Mei W. Hwu, Jason Cong, “Multilevel Granularity Parallelism Synthesis on FPGAs”, In 19th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), Salt Lake City, UT, USA, pp. 178–185, 2011.
- Yuxin Wang, Peng Li, Jason Cong, “Theory and Algorithm for Generalized Memory Partitioning in High-Level Synthesis”, Proceedings ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), Monterey, California, USA, pp. 199–208, 2014.
- Shuo Wang, Yun Liang, Wei Zhang, “FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs”, Proceedings of the 54th Annual Design Automation Conference, Austin, TX, USA, Article no. 27, June 18–22, 2017.
- D. Pradhan, B. K. Meher and P. K. Meher, “Digit-Size Selection for FPGA Implementation of Generic Digit-Serial Multiplication Over GF(2m),” 2023 1st International Conference on Circuits, Power and Intelligent Systems (CCPIS), Bhubaneswar, India, 2023, pp. 1–6, doi: 10.1109/CCPIS59145.2023.10291975.