A study on the design of D flip-flop with set and reset using GDI scheme
References
- Seungmin Jung, “Implementation of Novel GDI D-Flip-Flop for RTL Design,” Journal of Computing Science and Engineering, Vol. 17, No. 4, Dec 2023, pp. 161–168. https://doi.org/10.5626/JCSE.2023.17.4.161
- Seungmin Jung, “A Study on the VLSI Implementation of Fingerprint Thinning Processors Using Hybrid GDI Technique,” Journal of Computing Science and Engineering, Vol. 17, No. 1, March 2023, pp. 20–29. https://doi.org/10.5626/JCSE.2023.17.1.20
- Malik Summair Asghar, Saad Arslan, Ali A. Al-Hamid and HyungWon Kim, “A Compact and Low-Power SoC Design for Spiking Neural Network Based on Current Multiplier Charge Injector Synapse,” Sensors MDPI, Vol. 23, No. 14, Jul 2023. https://doi.org/10.1109/tcsii.2020.3027879
- Hyeopgoo Yeo, “Touch fingerprint sensor based on sensor cell isolation technique with pseudo direct signaling,” International Journal on Smart Sensing and Intelligent Systems, vol.12, no.1, Apr. 2019. https://doi.org/10.21307/ijssis-2019-001
- Seungmin Jung, “Image Processor and RISC MCU Embedded Single Chip Fingerprint Sensor,” Journal of Sensor and Actuator Networks, vol. 9, no.4, Nov. 2020. https://doi.org/10.3390/jsan9040051
- S. Savadipalayam Venkatachalam, S. Sabapathy Arumugam and S. Sivasubramaniyam, “Design of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits,” International Journal of Advances in Computer and Electronics Engineering Vol.2 No.5, pp. 22 – 32, May 2017. https://doi.org/10.1109/ICCSP.2016.7754397
- Jin-Fa Lin, Zheng-Jie Hong, Chang-Ming Tsai, Bo-Cheng Wu and Shao-Wei Yu, “Novel Low-Complexity and Low-Power Flip-Flop Design,” Electronics MDPI, Vol. 9, No. 5, May 2020. https://doi.org/10.3390/electronics9050783
- Arkadiy Morgenshtein, Alexander Fish and Israel A. Wagner, “An efficient implementation of D-flip-flop using the GDI technique,” IEEE International Symposium on Circuits and Systems (ISCAS) 2004, Proceedings of the 2004 International Symposium 2004. https://doi.org/10.1109/ISCAS.2004.1329361
- N. Kandasamy, Chethana Sanjeevaiah, Nagarjuna Telagam and Ramya Merisala, “Hybrid 4:16 Decoder Using Variable Bias GDI Technique,” Lecture Notes in Electrical Engineering book (LNEE), Vol. 711, Feb. 2021.
- Mehedi Hasan, Hasan U. Zaman, Mainul Hossain, Parag Biswas, Sharnali Islam, “Gate Diffusion Input technique based full swing and scalable 1-bit hybrid Full Adder for high performance applications,” Engineering Science and Technology, an International Journal, Vol. 23, No. 6, pp 1364–1373, Dec 2020. https://doi.org/10.1016/j.jestch.2020.05.008
- Gautam Nayan, Rajesh Kumar Prasad, Praveen Kumar Y G, Dr. M Z Kurian, “A Review On Modified Gate Diffusion Input Logic: An Approach For Area And Power Efficient Digital System Design,” Proceedings of Second International Conference on Emerging Trends In Science & Technologies For Engineering Systems (ICETSE-2019), Jul 2020.
- E. Abiri, Abdolreza DarabiSanaz Salem, “Design of multiple-valued logic gates using gate-diffusion input for image processing applications,” Computers & Electrical Engineering Vol. 69, pp 142–157, Jul. 2018. https://doi.org/10.1016/j.compeleceng.2018.05.019
- G.R. Mahendra Babu, S. Bhavani, “Primitive Cells using Gate Diffusion Input Technique: a Low Power Approach,” International Journal of Recent Technology and Engineering, Vol. 8, No 1S5, June 2019.
- Arkadiy Morgenshtein, Alexander Fish, and Israel A. Wagner, “Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 5, Oct. 2002. https://doi.org/10.1109/TVLSI.2002.801578
- Nehru Kandasamy N. Mohan Kumar, Nagarjuna Telagam, Girish Shankar Mishra, “Analysis of Self Checking and Self Resetting Logic in CLA and CSA Circuits Using Gate Diffusion Input Technique,” International Journal of Advances in Computer and Electronics Engineering, pp. 22 – 32, Vol.2 No.5, Nov 2019. https://doi.org/10.1109/ICSSIT46314.2019.8987817
- M. Hasan, U.K. Saha, A. Sorwar, M.A.Z. Dipto, M.S. Hossain, H.U. Zaman, “A novel hybrid full adder based on gate diffusion input technique, transmission gate and static CMOS logic,” IEEE 2019 10th International Conference on Computing, Communication and Networking Technologies, 2019. https://doi.org/10.1109/ICCCNT45670.2019.8944888
- A. Gard, G. Joshi, “Gate diffusion input based 4-bit vedic multiplier design,” The Institution of Engineering and Technology, Vol. 12, No. 6, 2018. https://doi.org/10.1049/iet-cds.2017.0454
- A. Morgenshtein, I. Shwartz, A. Fish, “Full swing gate diffusion input (GDI) logic: case study for low power CLA adder design,” INTEGRATION, the VLSI journal, Vol. 47, No. 1, 2014. https://doi.org/10.1016/j.vlsi.2013.04.002
- M. Shoba, R. Nakkeeran, “Energy and area efficient hierarchy multiplier based on vedic mathematics and GDI logic,” Engineering Science and Technology, an International Journal, pp 321–331, Vol. 20, No. 1, Feb. 2017. https://doi.org/10.1016/j.jestch.2016.06.007
DOI: https://doi.org/10.2478/ijssis-2025-0036 | Journal eISSN: 1178-5608
Language: English
Submitted on: May 6, 2025
Published on: Jul 18, 2025
Published by: Professor Subhas Chandra Mukhopadhyay
In partnership with: Paradigm Publishing Services
Publication frequency: 1 times per year
Related subjects:
© 2025 Seungmin Jung, published by Professor Subhas Chandra Mukhopadhyay
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.