Radix-8 Design Alternatives of Fast Two Operands Interleaved Multiplication with Enhanced Architecture
References
- A.J. Menezes, P.C. Van Oorschot and S.A. Vanstone. (1996). Handbook of Applied Cryptography”, CRC Press, Boca Raton, Florida.
- K. Javeed, X. Wang and M. Wang, ‘Serial and Parallel Interleaved Modular Multiplierson FPGA Platform’, IEEE 25th International Conference on Field Programmable Logic and Applications (FPL), 2015 https://doi.org/10.1109/FPL.2015.7293986
- D. J Greaves, System on Chip Design and Modelling, University of Cambridge, Computer Laboratory, Lecture Notes, 2011. http://www.cl.cam.ac.uk/teaching/1011/SysOnChip/socdam-notes1011.pdf.
- M. D. Ercegovac and T. Lang, (2004) ‘Digital Arithmetic’, Morgan Kaufmann Publishers, Elsevier, vol.1, p.p.51-136. http://www.sciencedirect.com/science/book/9781558607989
- Qasem Abu Al-Haija, Sharifah M. S. Ahmad, “Fast Radix-2 Sequential Multiplier Using Kintex-7 FPGA Chip Family”, The Open Cybernetics & Systemics Journal, Bentham Open, Vol. 12, 2018.
- Mohammed Mosab Asad, Ibrahim Marouf, Qasem Abu Al-Haija, “Review Of Fast Multiplication Algorithms For Embedded Systems Design”, International Journal Of Scientific & Technology Research Volume 6, Issue 08, 2017.
- Heath, Steve (2003). Embedded systems design. EDN series for design engineers (2 ed.). Newnes. p. 2. ISBN 978-0-7506-5546-0. An embedded system is a microprocessor based system that is built to control a function or a range of functions.
- I. Marouf, M. M. Asad, A. Bakhuraibah and Q. A. Al-Haija, “Cost analysis study of variable parallel prefix adders using altera cyclone IV FPGA kit,” 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA), Ras Al Khaimah, 2017, pp. 1-4. doi: 10.1109/ICECTA.2017.8252011
- Altera Co., “Introduction to Quartus II Software: Ver 10.0”, Intel Quartus II MNL-01055-1.0, 2012.
- Altera Corporation, “Cyclone IV Device Handbook”, Vol. 1, CYIV-5V1-2.2, https://www.altera.com/, 2012.
- S. Butchibabu, S. Kishore Bab (2014). Design and Implementation of Efficient Parallel Prefix Adders on FPGA, International Journal of Engineering Research & Technology, Vol. 3 Issue No.7.
- B. Parhami, (1999), “Computer Arithmetic: Algorithms and Hardware Designs”, Oxford University Press, Oxford.
- D. Purohit, H. Joshi, (2014), ‘Comparative Study and Analysis of Fast Multipliers’, International Journal of Engineering and Technical Research (IJETR), Vol. 2, No.7, 2014.
- A. Karatsuba and Y. Ofman, (1963) ‘Multiplication of Multidigit Numbers on Automata’, Soviet Physics, Doklady, p.p.595-596. https://www.researchgate.net/publication/234346907_Multiplication_of_Multidigit_Numbers_on_Automata
- Qasem Abu Al-Haija, Mohamad M. Asad, Ibrahim Marouf, “A Systematic Expository Review of Schmidt-Samoa Cryptosystem”, International Journal of Mathematical Sciences and Computing (IJMSC), Vol.4, No.2, pp.12-21, 2018. DOI: 10.5815/ijmsc.2018.02.02
- Qasem Abu Al-Haija, Mahmoud Smadi, Monther Al-Ja’fari, Abdullah Al-Shua’ibi, “Efficient FPGA implementation of RSA coprocessor using scalable modules”, Procedia Computer Science, Elsevier, Vol 34, 2014.
- Qasem Abu Al-Haija, Mohammad Alkhatib, Azmi B Jaafar, “Choices on Designing GF(P) Elliptic Curve Coprocessor Benefiting from Mapping Homogeneous Curves in Parallel Multiplications”, International Journal on Computer Science and Engineering, Engg Journals Publications, Vol. 3, No. 2, 2011.
DOI: https://doi.org/10.21307/ijanmc-2019-043 | Journal eISSN: 2470-8038
Language: English
Page range: 15 - 27
Published on: Oct 8, 2019
Published by: Xi’an Technological University
In partnership with: Paradigm Publishing Services
Publication frequency: 4 times per year
Keywords:
Related subjects:
© 2019 Mohammad M. Asad, Ibrahim Marouf, Qasem Abu Al-Haija, published by Xi’an Technological University
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.