Measuring Static Parameters of Embedded ADC Core
By: Franc Novak, Peter Mrak and Anton Biasizzo
Open Access
|Jun 2011References
- MAHONEY, M.: DSP-Based Testing of Analog and Mixed-Signal Circuits, IEEE Computer Society Press, Los Alamitos, 1987
- HUERTAS, J. L.: Test and Design-for-Testability in Mixed-Signal Integrated Circuits, Kluwer Academic Publishers, Dordrecht, 2004.
- DALLET, D.—MACHADO DA SILVA, M.: Dynamic Characterisation of Analogue-to-Digital Converters, Springer, 2005.
- DOERNBERG, J.—LEE, H. S.—HODGES, D. A.: Full-Speed Testing of A/D Converters, IEEE Journal of Solid State CircuitsNo. 6 (1984), 820-827.
- VANDEN BOSSCHE, M.—SCHOUKENS, J.—RENNEBOOG, J.: Dynamic Testing and Diagnostics of A/D Converters, IEEE Transactions on Circuits and SystemsNo. 8 (1986), 775-785.
- WAGDY, M. F.—AWAD, S. S.: Determining ADC Effective Number of Bits via Histogram Testing, IEEE Transactions on Instrumentation and MeasurementNo. 4 (1991), 770-772.
- CARBONE, P.—CHIORBOLI, G.: ADC Sinewave Histogram Testing with Quasi-Coherent Sampling, IEEE Transactions on Instrumentation and MeasurementNo. 4 (2001), 949-953.
- BLAIR, J.: Histogram Measurement of ADC Nonlinearities using Sine waves, IEEE Transactions on Instrumentation and MeasurementNo. 3 (1994), 373-383.
- ALEGRIA, F. C.—SERRA, A. C.: Error in the Estimation of Transition Voltages with the Standard Histogram Test of ADCs, MeasurementNo. 4 (2004), 389-397.
- ALEGRIA, F. C.—SERRA, A. C.: Overdrive in the Standard Histogram Test of ADCs, MeasurementNo. 4 (2004), 381-387.
- ALEGRIA, F. C.—SERRA, A. C.: Standard Histogram Test Precision of ADC Gain and Offset Error Estimation, IEEE Transactions on Instrumentation and MeasurementNo. 5 (2007), 1527-1531.
- HSIN-WEN, T.—BIN-DA, L.—SOON-JYH, C.: Histogram Based Testing Strategy for ADC, Proc. 15th Asian Test Symposium, 2006, pp. 51-54.
- ALEGRIA, F. C.—ARPAIA, P.—DAPONTE, P.—SERRA, A. C.: An ADC Histogram Test based on Small-AmplitudeWaves, MeasurementNo. 4 (2002), 271-279.
- SERRA, A. C.—ALEGRIA, F.—MARTINS, R.—DA SILVA, M. F.: Analog-to-Digital Converter Testing - New Proposals, Computer Standards & InterfacesNo. 1 (2004), 3-13.
- RENOVELL, M.—AZAIS, F.—BERNARD, S.—BERTRAND, Y.: Hardware Resource Minimization for a Histogram-Based ADC BIST, Proc. 18th IEEE VLSI Test Symposium, 2000, pp. 247-252.
- AZAIS, F.—BERNARD, S.—BETRAND, Y.—RENOVELL, M.: Towards an ADC BIST Scheme using the Histogram Test Technique, Proc. IEEE European Test Workshop, 2000, pp. 53-58.
- AZAIS, F.—BERNARD, S.—BERTRAND, Y.—RENOVELL, M.: Implementation of Linear Histogram BIST for ADCs, Proc. DATE 2001, 2001, pp. 590-595.
- ROBERTS, G. W.—LU, A. K.: Analog Signal Generation for Built-in Self-Test of Mixed Signal Integrated Circuits, Kluwer Academic Publishers, Norwell, 1995.
- YONG-SHENG, W.—JIN-XIANG, W.—FENG-CHANG, L.— YI-ZHENG, Y.: Optimal Schemes for ADC BIST Based on Histogram, Proc. 14th Asian Test Symposium, 2005, pp. 52-57.
- BRAGA, J. A.—MACHADO DA SILVA, J.—ALVES, J. C.— MATOS, J. S.: A Wrapper for Testing Analogue to Digital Converters Cores in SoCs, Proc. 9th IEEE European Test Symposium, 2004), pp. 170-175.
- KAC, U.—NOVAK, F.—AZAIS, F.—NOUET, P.—RENOVELL, M.: Extending IEEE Std. 1149.4 Analog Boundary Modules to Enhance Mixed-Signal Test, IEEE Design & Test of ComputersNo. 2 (2003), 32-39.
- NOVAK, F.—MRAK, P.—BIASIZZO, A.: Test Strategies for Embedded ADC Cores in a System-on-Chip, a Case Study, Computing and Informatics, (accepted for publication).
DOI: https://doi.org/10.2478/v10187-011-0013-3 | Journal eISSN: 1339-309X (formerly 1335-3632) | Journal ISSN: 1335-3632
Language: English
Page range: 80 - 86
Published on: Jun 7, 2011
Published by: Slovak University of Technology in Bratislava
In partnership with: Paradigm Publishing Services
Related subjects:
© 2011 Franc Novak, Peter Mrak, Anton Biasizzo, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons License.