Have a personal or library account? Click to login
Hardware Prototyping of Neural Network based Fetal Electrocardiogram Extraction Cover

Hardware Prototyping of Neural Network based Fetal Electrocardiogram Extraction

By: M. Hasan and  M. Reaz  
Open Access
|Apr 2012

Abstract

The aim of this paper is to model the algorithm for Fetal ECG (FECG) extraction from composite abdominal ECG (AECG) using VHDL (Very High Speed Integrated Circuit Hardware Description Language) for FPGA (Field Programmable Gate Array) implementation. Artificial Neural Network that provides efficient and effective ways of separating FECG signal from composite AECG signal has been designed. The proposed method gives an accuracy of 93.7% for R-peak detection in FHR monitoring. The designed VHDL model is synthesized and fitted into Altera's Stratix II EP2S15F484C3 using the Quartus II version 8.0 Web Edition for FPGA implementation.

Language: English
Page range: 52 - 55
Published on: Apr 19, 2012
Published by: Slovak Academy of Sciences, Institute of Measurement Science
In partnership with: Paradigm Publishing Services
Publication frequency: Volume open

© 2012 M. Hasan, M. Reaz, published by Slovak Academy of Sciences, Institute of Measurement Science
This work is licensed under the Creative Commons License.

Volume 12 (2012): Issue 2 (April 2012)