Have a personal or library account? Click to login
Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM Cover

Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM

Open Access
|Jan 2008

References

  1. Adamski M. and Barkalov A. (2006): Architectural and Sequential Synthesis of Digital Devices. Zielona Góra: University of Zielona Góra Press. www.altera.com
  2. Baranov S. (1994): Logic Synthesis for Control Automata. Boston: Kluwer.10.1007/978-1-4615-2692-6
  3. Barkalov A. (1998): Principles of Optimization of Logical Circuit of Moore FSM. Cybernetics and system analysis, No. 1, pp. 65-72 (in Russian).
  4. Barkalov A. and Barkalov A. (2005): Design of Mealy Finite-State-Machines with Transformation of Object Codes.International Journal of Applied Mathematics and Computer Science, Vol. 15, No. 1, pp. 151-158.
  5. B arkalov A. and Węgrzyn M. (2006): Design of Control Units with Programmable Logic. Zielona Góra: University of Zielona Góra Press.
  6. Chattopadhyay S. (2005): Area Conscious State Assignment with Flip-Flop and Output Polarity Selection for Finite State Machine Synthesis - A Genetic Algorithm Approach, The Computer Journal, Vol. 48, No. 4, pp. 443-450.10.1093/comjnl/bxh099
  7. De Micheli G. (1994): Synthesis and Optimization of Digital Circuits. New York: McGraw Hill.
  8. Devadas S., Ma H.—K., Newton R., Sangiovanni-Vincentelli A. (1988): State Assignment of Finite State Machines Targeting Multilevel Logic Implementations, IEEE Transactions on Computer-Aided Design, pp. 1290-1300.
  9. Kam T., Villa T., Brayton R., Sangiovanni-Vincentelli A. (1998): Synthesis of Finite State Machines: Functional Optimization, Boston/London/Dordrecht: Kluwer Academic Publishers.10.1007/978-1-4757-2622-0
  10. Kania D. (2004): Logic Synthesis Oriented on Programmable Logic Devices of the PAL type. Gliwice: Silesian University of Technology (in Polish). www.latticesemi.com
  11. Maxfield C. (2004): The Design Warrior's Guide to FPGA. NJ: Elsevier.
  12. Mc Cluskey E. (1986): Logic Design Principles. Englewood Cliffs: Prentice Hall.
  13. Micheli, G. D., Brayton, R. K. and Vincentelli, A. S. (1985): Optimal state assignment for finite state machines. IEEE Transactions on Computer-Aided Design, pp. 269-284.10.1109/TCAD.1985.1270123
  14. Villa T., Kam T., Brayton R., Sangiovanni-Vincentelli A. (1998): Synthesis of Finite State Machines: Logic Optimization, Kluwer Academic Publishers, Boston/London/Dordrecht.10.1007/978-1-4615-6155-2
  15. Villa T., Sangiovanni-Vincentelli A. (1998): State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation, IEEE Transactions on Computer-Aided Design, pp. 905-924.
  16. Xia, Y. and Almaini, A. (2002): Genetic algorithm based state assignment for power and area optimization, IEEP Comput. Dig. T., Vol. 149, No. 4, pp. 128-133. www.xilinx.com10.1049/ip-cdt:20020431
  17. Yang S. (1991): Logic Synthesis and Optimization Benchmarks User Guide, Microelectronics Center of North Carolina, Research Triangle Park, North Carolina.
DOI: https://doi.org/10.2478/v10006-007-0046-8 | Journal eISSN: 2083-8492 | Journal ISSN: 1641-876X
Language: English
Page range: 565 - 575
Published on: Jan 7, 2008
In partnership with: Paradigm Publishing Services
Publication frequency: 4 issues per year

© 2008 Alexander Barkalov, Larysa Titarenko, Sławomir Chmielewski, published by University of Zielona Góra
This work is licensed under the Creative Commons License.

Volume 17 (2007): Issue 4 (December 2007)