Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM

Alexander Barkalov; Larysa Titarenko; Sławomir Chmielewski

doi:10.2478/v10006-007-0046-8

Abstract

Optimization methods of logic circuits for Moore finite-state machines are proposed. These methods are based on the existence of pseudoequivalent states of a Moore finite-state machine, a wide fan-in of PAL macrocells and free resources of embedded memory blocks. The methods are oriented to hypothetical VLSI microcircuits based on the CPLD technology and containing PAL macrocells and embedded memory blocks. The conditions of effective application of each proposed method are shown. An algorithm to choose the best model of a finite-state machine for given conditions is proposed. Examples of proposed methods application are given. The effectiveness of the proposed methods is also investigated.

References

Adamski M. and Barkalov A. (2006): Architectural and Sequential Synthesis of Digital Devices. Zielona Góra: University of Zielona Góra Press. www.altera.com
Search in Google Scholar
Baranov S. (1994): Logic Synthesis for Control Automata. Boston: Kluwer.10.1007/978-1-4615-2692-6
Search in Google Scholar
Barkalov A. (1998): Principles of Optimization of Logical Circuit of Moore FSM. Cybernetics and system analysis, No. 1, pp. 65-72 (in Russian).
Search in Google Scholar
Barkalov A. and Barkalov A. (2005): Design of Mealy Finite-State-Machines with Transformation of Object Codes.International Journal of Applied Mathematics and Computer Science, Vol. 15, No. 1, pp. 151-158.
Search in Google Scholar
B arkalov A. and Węgrzyn M. (2006): Design of Control Units with Programmable Logic. Zielona Góra: University of Zielona Góra Press.
Search in Google Scholar
Chattopadhyay S. (2005): Area Conscious State Assignment with Flip-Flop and Output Polarity Selection for Finite State Machine Synthesis - A Genetic Algorithm Approach, The Computer Journal, Vol. 48, No. 4, pp. 443-450.10.1093/comjnl/bxh099
Search in Google Scholar
De Micheli G. (1994): Synthesis and Optimization of Digital Circuits. New York: McGraw Hill.
Search in Google Scholar
Devadas S., Ma H.—K., Newton R., Sangiovanni-Vincentelli A. (1988): State Assignment of Finite State Machines Targeting Multilevel Logic Implementations, IEEE Transactions on Computer-Aided Design, pp. 1290-1300.
Search in Google Scholar
Kam T., Villa T., Brayton R., Sangiovanni-Vincentelli A. (1998): Synthesis of Finite State Machines: Functional Optimization, Boston/London/Dordrecht: Kluwer Academic Publishers.10.1007/978-1-4757-2622-0
Search in Google Scholar
Kania D. (2004): Logic Synthesis Oriented on Programmable Logic Devices of the PAL type. Gliwice: Silesian University of Technology (in Polish). www.latticesemi.com
Search in Google Scholar
Maxfield C. (2004): The Design Warrior's Guide to FPGA. NJ: Elsevier.
Search in Google Scholar
Mc Cluskey E. (1986): Logic Design Principles. Englewood Cliffs: Prentice Hall.
Search in Google Scholar
Micheli, G. D., Brayton, R. K. and Vincentelli, A. S. (1985): Optimal state assignment for finite state machines. IEEE Transactions on Computer-Aided Design, pp. 269-284.10.1109/TCAD.1985.1270123
Search in Google Scholar
Villa T., Kam T., Brayton R., Sangiovanni-Vincentelli A. (1998): Synthesis of Finite State Machines: Logic Optimization, Kluwer Academic Publishers, Boston/London/Dordrecht.10.1007/978-1-4615-6155-2
Search in Google Scholar
Villa T., Sangiovanni-Vincentelli A. (1998): State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation, IEEE Transactions on Computer-Aided Design, pp. 905-924.
Search in Google Scholar
Xia, Y. and Almaini, A. (2002): Genetic algorithm based state assignment for power and area optimization, IEEP Comput. Dig. T., Vol. 149, No. 4, pp. 128-133. www.xilinx.com10.1049/ip-cdt:20020431
Search in Google Scholar
Yang S. (1991): Logic Synthesis and Optimization Benchmarks User Guide, Microelectronics Center of North Carolina, Research Triangle Park, North Carolina.
Search in Google Scholar

Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM

Abstract

Paradigm

My account