Skip to main content
Have a personal or library account? Click to login
Consolidated SVPWM for Single-Phase Fault-Tolerant Control of CFNI-Based Inverter Cover

Consolidated SVPWM for Single-Phase Fault-Tolerant Control of CFNI-Based Inverter

Open Access
|Oct 2026

Figures & Tables

Figure 1.

Schematic of three-phase fault-tolerant topologies. (a) SFI. (b) CFI. (c) SFNI. (d) CFNI. CFI, capacitor-based four-leg inverter; CFNI, capacitor-based four-leg neutral-point-connected inverter; SFI, switched-based four-leg inverter; SFNI, switched-based four-leg neutral-point-connected inverter.

Table 1.

Comparative analysis of SFI, CFI, SFNI, and CFNI topologies.

TRIACIGBTInverter sideMotor side
SFI (a)NonNon321.8311√×
CFI (b)OuiNon301.50.51√×
SFNI (c)NonOui121.860.580.58√√
CFNI (d)OuiOui101.280.50.58√√

[i] CFI, capacitor-based four-leg inverter; CFNI, capacitor-based four-leg neutral-point-connected inverter; PPRF, post-fault power ratio factor; SFI, switched-based four-leg inverter; SFNI, switched-based four-leg neutral-point-connected inverter; SOCF, semiconductor overrating cost factor.

Table 2.

Available voltage vectors with neutral point connected to the midpoint of the DC-link capacitor and phase a eliminated.

SbScuαuβVxAmplitude
00Vdc/30V1Vdc/3
010 −Vdc/3 V4 Vdc/3
100 Vdc/3 V2 Vdc/3
11−Vdc/30V3Vdc/3
Table 3.

Available voltage vectors with neutral point connected to the midpoint of the DC-link capacitor and phase b eliminated.

ScSauαuβVxAmplitude
00−Vdc/6 3Vdc/6 V1Vdc/3
01Vdc/2 3Vdc/6 V4 Vdc/3
10−Vdc/2 −3Vdc/6 V2 Vdc/3
11Vdc/6 −3Vdc/6 V3Vdc/3
Table 4.

Available voltage vectors with neutral point connected to the midpoint of the DC-link capacitor and phase c eliminated.

SaSbuαuβVxAmplitude
00−Vdc/6 −3Vdc/6 V1Vdc/3
01−Vdc/2 3Vdc/6 V4 Vdc/3
10Vdc/2 −3Vdc/6 V2 Vdc/3
11Vdc/6 3Vdc/6 V3Vdc/3
Figure 2.

Voltage vectors in the αβ plane. (a) Fault in a, (b) fault in b, and (c) fault in c.

Figure 3.

Common voltage vectors in α′β′ plane.

Figure 4.

Flowchart of sector identification.

Table 5.

Adjusted time calculations.

Sector ISector IISector IIISector VI
T1=3VsVdcTscosθ T1=3VsVdcTscosθ T1=3VsVdcTscosθ T1=3VsVdcTscosθ
T2=3VsVdcTssinθ T2=3VsVdcTssinθ T2=3VsVdcTssinθ T2=3VsVdcTssinθ
Figure 5.

Optimal switching patterns for the four sectors. PWM, pulse width modulation.

Table 6.

Summarised switching states for the three faulty cases.

Fault in aFault in bFault in c
SxSyS xSyS xSy
SbScScSaSaSb
V1000000
V2111000
V3111111
V4000111
Figure 6.

Proposed consolidated SVPWM control block diagram. SVPWM, space vector pulse width modulation.

Figure 7.

Proposed single-phase FTC block diagram. CFNI, capacitor-based four-leg neutral-point-connected inverter; FTC, fault-tolerant control; PMSM, permanent magnet synchronous motor; SVPWM, space vector pulse width modulation; PI, proportional-integral.

Table 7.

System parameters.

ParametersValues
DC-voltage220V
Cbus4.4 mF
PWM frequency16 kHz
Rated power1,100 W
Rated speed3,000 rpm
Resistance and inductance2.875 Ω and 8.5 mH
Pole pairs4
Viscous friction0.001 Nms
Rotational inertia J0.0008 kg·m2
Permanent magnet flux0.175 Wb
Figure 8.

Speed response before and after a fault occurs in phase a at 1 s.

Figure 9.

Torque response before and after a fault occurs in phase a at 1 s.

Figure 10.

Current response before and after a fault occurs at 1 s, (a) in phase a, (b) in phase b, and (c) in phase c.

Table 8.

Current amplitudes and phase displacements in the three faulty scenarios.

Amp.Deph.Amp.Deph.Amp.Deph.Amp.Deph.
iaiN00- 3iN −π6 3iN π6
ibiN 2π3 3iN π6 0- 3iN −π6
iciN −2π3 3iN −π6 3iN π6 0-
in0-3iN03iN03iN0
Figure 11.

Current THD in faulty case. THD, total harmonic distortion.

DOI: https://doi.org/10.2478/pead-2026-0029 | Journal eISSN: 2543-4292 | Journal ISSN: 2451-0262
Language: English
Page range: 459 - 475
Submitted on: Jun 4, 2026
Accepted on: Sep 9, 2026
Published on: Oct 14, 2026
Published by: Wroclaw University of Science and Technology
In partnership with: Paradigm Publishing Services

© 2026 Meriam Miraoui, Mohammed Larbi Elfahyani, Asmae Miraoui, Hana Zekraoui, published by Wroclaw University of Science and Technology
This work is licensed under the Creative Commons Attribution 4.0 License.