Have a personal or library account? Click to login
Noise Immunity of the Fibonacci Counter with the Fractal Decoder Device for Telecommunication Systems Cover

Noise Immunity of the Fibonacci Counter with the Fractal Decoder Device for Telecommunication Systems

Open Access
|Nov 2019

References

  1. 1. Stakhov, A. (2017). Numeral systems with irrational bases for mission-critical applications. Singapore; New Jersey: World Scientific Publishing Co. Pte. Ltd.10.1142/10671
  2. 2. Stakhov, A. (2012). Fibonacci and golden proportion codes as an alternative to the binary numeral system. Germany: Academic Publishing.
  3. 3. Hoggatt, V. E. (1969). Fibonacci and Lucas numbers. Boston: Houghton Mifflin.
  4. 4. Vorobyov, N. (1978). Fibonacci numbers. Moscow: Nauka.
  5. 5. Stakhov, A., Borisenko, A., & Matsenko, S. (2014). Fibonacci Counter based on Zeckendorf’s Theorem (Boolean Realization). Visual Mathematics, 16(2), 19.
  6. 6. United States Patent No. US8983023 B2. (2015). Digital Self-Gated Binary Counter, Gupta, N., Agarval A., Goyal, G., No. US 13/935,552; declared: 04.07.2013; published: 17.03.2015.
  7. 7. Yeh, C.-H. (2000). Designs of counters with near minimal counting / sampling period and hardware complexity. Pacific Grove, CA, USA.
  8. 8. Thamaraiselvan, K. A. (2013). High Speed CMOS Parallel Counter Using Pipeline Partitioning. International Journal of Engineering Research, 2(8), 491–495.
  9. 9. Bindu, S. A. (2015). Review on High Speed CMOS Counter Using Altera MAX300A. International Journal of Advanced Research in Computer and Communication Engineering, 4(12), 589–592.
  10. 10. Borysenko, O., Kalashnikov, V., Kalashnikova, N., & Matsenko, S. (2017). The Fibonacci Numeral System for Computer Vision, Computer Vision in Control Systems-3: Aerial and Satellite Image Processing. Springer International Publishing AG, 321–343.10.1007/978-3-319-67516-9_11
  11. 11. Azarov, O. (2015). The high-speed reversible Fibonacci counter. Information Technology and Computer Engineering, 1, 27–32.
  12. 12. Azarov, O. (2015). Method of quick decrement count with linear hardware increasing when orders are adding. Bulletin of the Vinnytsia Polytechnic Institute, 2(119), 57–61.
  13. 13. Azarov, O. (2014). Method of building the high-speed Fibonacci counters. Information and management problems, 2(46), 5–8.10.18372/2073-4751.2.7707
  14. 14. Useful Model Patent No. 89153U, MPК 14 N03K 23/00. (2014). Pulse counter, Borysenko, O., Matsenko S., applicant and patentholder Sumy State University, No. u201313302, declared: 15.11.2013, published: 10.04.2014.
DOI: https://doi.org/10.2478/lpts-2019-0027 | Journal eISSN: 2255-8896 | Journal ISSN: 0868-8257
Language: English
Page range: 12 - 21
Published on: Nov 12, 2019
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year

© 2019 S. Matsenko, O. Borysenko, S. Spolitis, V. Bobrovs, published by Institute of Physical Energetics
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.