Novel ternary logic gate circuits using CNTFET technology for energy-efficient design
By: Mohd Javed, Bharat Garg and Ankit Soni
References
- P. Saha, A. Jain, and S. Sarkar, “A comparative study of cmos and carbon nanotube field effect transistor based inverter at 32 nm technology node,” Asian Journal of Chemistry, vol. 25, no. Supplementary Issue, p. S424, 2013.
- S. Ruhil, K. Rohilla, and J. Sehgal, “Cntfet based energy efficient full adder,” 2015.
- S. Vidhyadharan and S. Vidhyadharan, “An ultra-low-power cnfet based dual vdd ternary dynamic half adder,” Microelectronics Journal, vol. 107, p. 104961, 2021.
- F. Zahoor, F. A. Hussin, F. A. Khanday, M. R. Ahmad, and I. Mohd Nawi, “Ternary arithmetic logic unit design utilizing carbon nanotube field effect transistor (cntfet) and resistive random access memory (rram),” Micromachines, vol. 12, no. 11, p. 1288, 2021.
- S. Lin, Y.-B. Kim, and F. Lombardi, “Cntfet-based design of ternary logic gates and arithmetic circuits,” IEEE transactions on nanotechnology, vol. 10, no. 2, pp. 217–225, 2009.
- M. H. Moaiyeri, A. Doostaregan, and K. Navi, “Design of energy-efficient and robust ternary circuits for nano -technology,” IET Circuits, Devices & Systems, vol. 5, no. 4, pp. 285–296, 2011.
- S. Etezadi and S. A. Hosseini, “Novel ternary logic gates design in nanoelectronics,” Advances in Electrical and Electronic Engineering, vol. 17, no. 3, p. 294, 2019.
- T. Khurshid and V. Singh, “Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using cntfet,” AEU-International Journal of Electronics and Communications, vol. 163, p. 154601, 2023.
- R. Martel, T. Schmidt, H. Shea, T. Hertel, and P. Avouris, “Single-and multi-wall carbon nanotube field-effect transistors,” Applied physics letters, vol. 73, no. 17, pp. 2447–2449, 1998.
- N. Hamada, S.-i. Sawada, and A. Oshiyama, “New one-dimensional conductors: Graphitic microtubules,” Physical review letters, vol. 68, no. 10, p. 1579, 1992.
- I. Hussain and S. Chaudhury, “A comparative study on the effects of technology nodes and logic styles for low power high speed vlsi applications,” International Journal of Nanoparticles, vol. 12, no. 1-2, pp. 122–135, 2020.
- D. Bansal, B. C. Nagar, B. P. Singh, and A. Kumar, “A new keeper domino logic based full adder for high-speed arithmetic circuits,” Micro and Nanosystems, vol. 13, no. 2, pp. 223–232, 2021.
- J. Deng and H.-S. P. Wong, “A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application—part i: Model of the intrinsic channel region,” IEEE Transactions on Electron Devices, vol. 54, no. 12, pp. 3186–3194, 2007.
- A. Lin, G. Wan, J. Deng, and H. P. Wong, “A quick user guide on Stanford university carbon nanotube field effect transistors (cnfet) hspice model v. 2.2. 1,” 2008.
- M. H. Moaiyeri, R. F. Mirzaee, A. Doostaregan, K. Navi, and O. Hashemipour, “A universal method for designing low-power carbon nanotube fet-based multiple-valued logic circuits,” IET Computers & Digital Techniques, vol. 7, no. 4, pp. 167–181, 2013.
- A. Paul and B. Pradhan, “Cntfet-based design of ternary logic gates with interchangeable standard positive and negative ternary output,” Engineering Research Express, vol. 3, no. 3, p. 035002, 2021.
- S. Lin, Y.-B. Kim, and F. Lombardi, “A novel cntfet-based ternary logic gate design,” in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems. IEEE, 2009, pp. 435–438.
- S. Tabrizchi, F. Sharifi, and A.-H. Badawy, “Energy efficient tri-state cnfet ternary logic gates,” International Journal of Nanoscience, vol. 21, no. 04, p. 2250024, 2022.
- S. A. Ebrahimi, M. R. Reshadinezhad, A. Bohlooli, and M. Shahsavari, “Efficient cntfet-based design of quaternary logic gates and arithmetic circuits,” Microelectronics Journal, vol. 53, pp. 156–166, 2016.
- H. Lee, H. Jang, J. Yun, H. Jin, J. Kim, Y. Kim, and T. Song, “Ternary competitive to binary: A novel implementation of ternary logic using depletion-mode and conventional mosfets,” in 2022 IEEE 52nd International Symposium on Multiple-Valued Logic (ISMVL). IEEE, 2022, pp. 21–26.
DOI: https://doi.org/10.2478/jee-2026-0036 | Journal eISSN: 1339-309X (formerly 1335-3632) | Journal ISSN: 1335-3632
Language: English
Page range: 376 - 383
Submitted on: Jun 2, 2026
Published on: Aug 27, 2026
Published by: Slovak University of Technology in Bratislava
In partnership with: Paradigm Publishing Services
Keywords:
Related subjects:
© 2026 Mohd Javed, Bharat Garg, Ankit Soni, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.