Have a personal or library account? Click to login
A Ku band low-voltage and low-power CMOS low-noise amplifier with bulk isolation techniques Cover

A Ku band low-voltage and low-power CMOS low-noise amplifier with bulk isolation techniques

By: Zifeng Guo and  Jian Liu  
Open Access
|Apr 2024

Abstract

In this paper, a broadband(12-18G) low-noise amplifier (LNA) using 65-nm CMOS technology for satellite communication is presented. This LNA was designed in a cascode common source with inductive degeneration topology. In addition, the bulk isolation technique is employed to make the proposed LNA have a higher gain. Furthermore, a two-stage cascaded configuration combined with inductive parallel peaking technology is utilized to make the LNA achieve a wide operating band. For validation, we design this LNA in a 65nm CMOS technology. The simulated results show that S21 of 17.7dB ± 0.5dB, the input/output return loss of -10dB to -33dB and -12dB to -23dB, respectively. It offers the minimum noise figure (NF) performance of 3.33dB, reverse isolation(S12) better than 60dB, and third-order input point (IIP3) of -22.8 dBm obtained over the band of interest. Excluding the output buffer stage, the LNA is consuming 5.1 mW at a supply voltage of 0.8V and its layout area occupies 0.205 mm2.

DOI: https://doi.org/10.2478/jee-2024-0014 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Language: English
Page range: 102 - 112
Submitted on: Jan 15, 2024
|
Published on: Apr 4, 2024
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year

© 2024 Zifeng Guo, Jian Liu, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.