Have a personal or library account? Click to login
Integrable emulation of a floating incremental/decremental inverse memristor for memristor bandwidth extension Cover

Integrable emulation of a floating incremental/decremental inverse memristor for memristor bandwidth extension

Open Access
|Feb 2024

Abstract

The article explores the compact emulation of the inverse memristor through a circuit-based approach. It introduces a floating emulator architecture that incorporates a dual output OTA (Operation Transconductance Amplifier) and DVCC (Differential Voltage Current Conveyor), along with two grounded passive elements, to achieve the emulation of an inverse memristor. The utilization of grounded resistance allows for tunability over the realized behaviour. A key contribution of this research is the novel application of the inverse memristor to extend the operating frequency range of any memristor emulator circuit. Validation of the proposed emulator circuit, in both incremental and decremental modes, along with its application, is conducted using PSPICE-generated simulation results in the 0.18 µm TSMC CMOS technology. Additionally, an inverse memristor emulator configuration employing the IC LM13700 is presented, and its functionality is tested through a breadboard implementation.

DOI: https://doi.org/10.2478/jee-2024-0001 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Language: English
Page range: 1 - 7
Submitted on: Nov 24, 2023
|
Published on: Feb 10, 2024
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year

© 2024 Kapil Bhardwaj, Ravuri Narayana, Dheeraj Kalra, Mayank Srivastava, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.