Have a personal or library account? Click to login
Design of a multilayer on-chip inductor by computational electromagnetic modelling Cover

Design of a multilayer on-chip inductor by computational electromagnetic modelling

Journal of Electrical Engineering
Volume 70 (2019): Issue 5 (September 2019)
By: Muneeswaran Dhamodaran,  Subramani Jegadeesan and  Arunachalam Murugan  
Open Access
|Nov 2019

Authors

Muneeswaran Dhamodaran

dhamodaranm@yahoo.com

Department of Electronics and Communication Engineering, M. Kumarasamy College of Engineering, Karur, India

Subramani Jegadeesan

Department of Electronics and Communication Engineering, M. Kumarasamy College of Engineering, Karur, India

Arunachalam Murugan

Department of Electronics and Communication Engineering, M. Kumarasamy College of Engineering, Karur, India
DOI: https://doi.org/10.2478/jee-2019-0069 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Journal RSS Feed
Language: English
Page range: 379 - 385
Submitted on: Jun 6, 2019
Published on: Nov 26, 2019
Published by: Slovak University of Technology in Bratislava
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year
Keywords:
inductor,
electromagnetic modeling,
quality factor,
mutual inductance,
method of moments
Related subjects:
Engineering,
Introductions and overviews,
Engineering, other

© 2019 Muneeswaran Dhamodaran, Subramani Jegadeesan, Arunachalam Murugan, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.

Previous articleVolume 70 (2019): Issue 5 (September 2019)Next article