Have a personal or library account? Click to login
Design of a multilayer on-chip inductor by computational electromagnetic modelling Cover

Design of a multilayer on-chip inductor by computational electromagnetic modelling

Open Access
|Nov 2019

Abstract

This paper presents a design of typical multilayer on-chip inductor to determine the layout parameters of the desired inductance value of electromagnetic modeling. The inductance and quality factor of multilayer on-chip spiral inductors are determined by its layout parameters and technological parameters. These layout parameters must be optimized to obtain the maximum quality factor at the desired frequency of operation. An electromagnetic model with fewer assumptions than empirical equations and higher efficiency than full-field solvers would be welcome. So would facile comparisons of different inductor structures. This paper describes recent works on the electromagnetic modeling of on-chip inductor structures applied to the comparison of inductor geometries, including the traditional spiral inductor and a novel multilayer inductor. The electromagnetic modeling of the investigative model is presented. The modeling and simulation are implemented using the method of moments. To simulate the proposed algorithm, the EM Simulator software is used.

DOI: https://doi.org/10.2478/jee-2019-0069 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Language: English
Page range: 379 - 385
Submitted on: Jun 6, 2019
Published on: Nov 26, 2019
Published by: Slovak University of Technology in Bratislava
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year

© 2019 Muneeswaran Dhamodaran, Subramani Jegadeesan, Arunachalam Murugan, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.