Have a personal or library account? Click to login
Design of area-efficient GHz range current mode frequency synthesizer using standard CMOS technology Cover

Design of area-efficient GHz range current mode frequency synthesizer using standard CMOS technology

Journal of Electrical Engineering
Volume 70 (2019): Issue 4 (August 2019)
By: Dan-Dan Zheng,  Yu-Bin Li,  Chang-Qi Wang,  Kai Huang and  Xiao-Peng Yu  
Open Access
|Oct 2019

Authors

Dan-Dan Zheng

Institute of VLSI Design, Zhejiang University, Zhejiang, China

Yu-Bin Li

Institute of VLSI Design, Zhejiang University, Zhejiang, China

Chang-Qi Wang

Institute of VLSI Design, Zhejiang University, Zhejiang, China

Kai Huang

Institute of VLSI Design, Zhejiang University, Zhejiang, China

Xiao-Peng Yu

yuxiaopeng@zju.edu.cn

Institute of VLSI Design, Zhejiang University, Zhejiang, China
DOI: https://doi.org/10.2478/jee-2019-0063 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Journal RSS Feed
Language: English
Page range: 323 - 328
Submitted on: Jun 6, 2019
|
Published on: Oct 21, 2019
Published by: Slovak University of Technology in Bratislava
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year
Keywords:
frequency-locked loop,
CMOS,
integrated circuit,
active inductor
Related subjects:
Engineering,
Introductions and overviews,
Engineering, other

© 2019 Dan-Dan Zheng, Yu-Bin Li, Chang-Qi Wang, Kai Huang, Xiao-Peng Yu, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.

Previous articleVolume 70 (2019): Issue 4 (August 2019)Next article