Have a personal or library account? Click to login
Modular Design Of Fast Leading Zeros Counting Circuit Cover

Modular Design Of Fast Leading Zeros Counting Circuit

Journal of Electrical Engineering
Volume 66 (2015): Issue 6 (November 2015)
By: Nebojša Z. Milenković,  Vladimir V. Stanković and  Miljana Lj. Milić  
Open Access
|Dec 2015

References

  1. [1] OKLOBDZIJA, V. G. : An Algorithmic and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis, IEEE Trans. VLSI Systems 2 No. 1 (March 1994), 124–128.10.1109/92.273153
    Search in Google Scholar
  2. [2] SUZUKI, H.—MORINAKA, H.—MAKINO, H—NAKASE, Y. MASHIKO, K — SUMI, T. : Leading-zero anticipatory logic for high-speed floating point addition, IEICE Journal of Solid-State Circuits 31 No. 8 (August 1996), 1157–1164.10.1109/4.508263
    Search in Google Scholar
  3. [3] SCHMOOKLER, M. S.—NOVKA, K. J. : ”Leading Zero Anticipation and Detection - A Comparison of Methods, Proc. 15th IEEE Symposium on Computer Arithmetic (2001), 7–12.
    Search in Google Scholar
  4. [4] ARAKAWA, F. Hayashi,—T.—NISHIBORI, M. : An Exact Leading Non-Zero Detector for a Floating-Point Unit, IEICE Trans. Electron. E88-C No. 4 (April 2005), 570–575.10.1093/ietele/e88-c.4.570
    Search in Google Scholar
  5. [5] OTT, M. : Optimized Method and Aparatus for Parallel Leading Zero/One Detection, US Patent #6697828B1 (February 2004).
    Search in Google Scholar
  6. [6] YIN, S.-H.—GOWAN, M. K. : High Speed Leading or Trailing Bit Value Detection, US Patent #7012965B2 (March 2006).
    Search in Google Scholar
  7. [7] DIMITRAKOPOULOSG.—GALANOPOULOS, K.—MAVROKEFALIDIS, C.—NIKOLOS, D. : Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units, IEEE Trans. On VLSI Systems 16 No. 7 (July 2008), 837–850.10.1109/TVLSI.2008.2000458
    Search in Google Scholar
  8. [8] WESTE, N.—HARRIS, D. : CMOS VLSI Design: A Circuit and System Perspective, third ed., Boston, MA Addison Wesley, 2005.
    Search in Google Scholar
  9. [9] TCBN65LP TSMC 65nm Cole Library Data Book, version 1.4, September 2008.
    Search in Google Scholar
  10. [10] SOKOLOVIC, M.—LITOVSKI, V. : Using VHDL simulator to estimate logic path delays in combinational and embedded sequential circuits, Proc. IEEE region 8 Eurocon 2005 Conference, Belgrade (2005), 547–550.10.1109/EURCON.2005.1630296
    Search in Google Scholar
  11. [11] M. SOKOLOVIC, V. LITOVSKI—M. ZWOLINSKI : New Concepts of Worst-Case Delay and Yield Estimation in Asynchronous VLSI Circuits, Microelectronics Reliability, Volume 49, Issue 2, pp. 186-198, February 2009.10.1016/j.microrel.2008.11.007
    Search in Google Scholar
  12. [12] SOKOLOVIC, M.—LITOVSKI, V—ZWOLINSKI, M. : Efficient and Realistic Statistical Worst Case Delay Computation Using VHDL, Electrical Engineering (Archive fur Elektrotechnik), 91 No. 4-5, 197–210, online: November 2009.10.1007/s00202-009-0133-y
    Search in Google Scholar
DOI: https://doi.org/10.2478/jee-2015-0054 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Journal RSS Feed
Language: English
Page range: 329 - 333
Submitted on: Jul 3, 2014
|
Published on: Dec 5, 2015
Published by: Slovak University of Technology in Bratislava
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year
Keywords:
leading zeros count,
all zeros detection,
modular design
Related subjects:
Engineering,
Introductions and overviews,
Engineering, other

© 2015 Nebojša Z. Milenković, Vladimir V. Stanković, Miljana Lj. Milić, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 3.0 License.

Previous articleVolume 66 (2015): Issue 6 (November 2015)Next article