Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Design and Performance Testing of a Simulation Model for Time-Triggered Ethernet
By: Bidong Duan and Jing Cheng
Figures & Tables
DOI: https://doi.org/10.2478/ijanmc-2023-0066 | Journal eISSN: 2470-8038
Language: English
Page range: 57 - 66
Published on: Mar 15, 2024
Published by: Xi’an Technological University
In partnership with: Paradigm Publishing Services
Publication frequency: 4 issues per year
Related subjects:
© 2024 Bidong Duan, Jing Cheng, published by Xi’an Technological University
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.