References
- Advanced Micro Devices Inc. (2023, December 18). Vitis High-Level Synthesis User Guide (UG1399) v2023.2.
- European Union, European Processor Initiative, https://www.european-processor-initiative.eu.
- Franchetti F., de Mesmay F., McFarlin D., Püschel M., Operator Language: A Program Generation Framework for Fast Kernels, W. M. Taha (Ed.), Domain-Specific Languages (pp. 385–409), Springer Berlin Heidelberg, 2009.
- Franchetti F., Moura J., Padua D., Dongarra J., From High-Level Specification to High-Performance Code, Proceedings of the IEEE, vol. 106, no. 11, pp. 1875-1878, Nov. 2018, https://doi.org/10.1109/JPROC.2018.2875253.
- Franchetti F., Low T., Popovici D., Veras R., Spampinato D., Johnson J., Püschel M., Hoe J., Moura J., SPIRAL: Extreme Performance Portability, Proceedings of the IEEE, vol. 106, no. 11, pp. 1935-1968, Nov. 2018, https://doi.org/10.1109/JPROC.2018.2873289.
- Minervini F., Palomar O., Unsal O., Reggiani E., Quiroga J., Marimon J., Rojas C., Figueras R., Ruiz A., Gonzalez A., Mendoza J., Vargas I., Hernandez C., Cabre J., Khoirunisya L., Bouhali M., Pavon J., Moll F., Olivieri M., Kovac M., Kovac M., Dragic L., Valero M., Cristal A., Vitruvius+: An Area-Efficient RISC-V Decoupled Vector Coprocessor for High Performance Computing Applications, ACM Trans. Archit. Code Optim. 20, 2, Article 28 (June 2023), 25 pages, https://doi.org/10.1145/3575861.
- Mrazek V., Hanif M., Vasicek Z., Sekanina L., Shafique M., AutoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components, Proceedings of the 56th Annual Design Automation Conference 2019 (DAC ’19), Association for Computing Machinery, New York, NY, USA, Article 123, 1–6, 2019, https://doi.org/10.1145/3316781.3317781.
- Perotti M., Cavalcante M., Wistoff N., Andri R., Cavigelli L., Benini L., A “New Ara” for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design, in 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP), 2022, https://doi.org/10.48550/arXiv.2210.08882.
- Perotti M., Cavalcante M., Andri R., Cavigelli L., Benini L., Ara2: Exploring Single-and Multi-Core Vector Processing with an Efficient RVV1.0 Compliant Open-Source Processor, arXiv, Nov. 2023, https://doi.org/10.48550/arXiv.2311.07493.
- Pimentel A., Exploring Exploration: A Tutorial Introduction to Embedded Systems Design Space Exploration, in IEEE Design & Test, vol. 34, no. 1, pp. 77-90, Feb. 2017, https://doi.org/10.1109/MDAT.2016.2626445.
- Reuther A., Michaleas P., Jones M., Gadepally V., Samsi S., Kepner J., AI and ML Accelerator Survey and Trends, 2022 IEEE High Performance Extreme Computing Conference (HPEC), 1–10. Waltham, MA, USA: IEEE, 2022, https://doi.org/10.1109/HPEC55821.2022.9926331.
- RISC-V Consortium, RISC-V Open Standard ISA, https://riscv.org/.
- Schönert M. et al., GAP – Groups, Algorithms, and Programming – version 3 release 4 patchlevel 4, (1997). https://www.gap-system.org.
- Sozzo E. Del, Conficconi D., Zeni A., Salaris M., Sciuto D., Santambrogio M.D., Pushing the Level of Abstraction of Digital System Design: A Survey on How to Program FPGAs, ACM Comput. Surv., 55(5), 2022, https://doi.org/10.1145/3532989.
- SPIRAL-software public repository, https://github.com/spiral-software/spiral-software
- SPIRAL web generator, https://spiral.net.
- Xu G., Hoe J.C., Franchetti F., Flexible Hardware Accelerator Design Generation with Spiral, 2022 IEEE High Performance Extreme Computing Conference (HPEC), Waltham, MA, USA, 2022, pp. 1-7, https://doi.org/10.1109/HPEC55821.2022.9926413.
- Zhang J., Tabkhi H., Schirner G., DS-DSE: Domain-specific design space exploration for streaming applications, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018, 165–170, https://doi.org/10.23919/DATE.2018.8341997.