Reducing the Phase-Noise In ΔΣ Fractional-N Synthezis – A Simulink Model

References

[1] I. Galton, Delta-Sigma Data Conversion in Wireless Transceivers, Journal of Manufacturing Systems, IEEE Trans. on microwave theory and technique, vol.50, no. 1, January 2002, pp.302-315.10.1109/22.981283
Search in Google Scholar Back to article
[2] Shu,K., Sanchez-Sinencio, E., CMOS PLL Synthesizers: Analysis and Design, Springer Science + Business Media, Inc., Boston, 2005, pp.69-101.
Search in Google Scholar Back to article
[3] Egan, W.F., Frequency synthesis by phase lock, John Wiley & Sons, New York, 2000, pp.376.
Search in Google Scholar Back to article
[4] Bertran Bakkaloglu, Sayfe Kiaei, Bikram Chaudhuri, Delta-Sigma (Δ-Σ) frequency synthesizers for wireless applications, Computers Standard & Interfaces, volume 29, Issue 1, January 2007, pp. 19-30.10.1016/j.csi.2005.12.003
Search in Google Scholar Back to article
[5] Sudhakar Pamarti, Ian Galton, Phase-Noise Cancellation Design Tradeoffs in Delta - Sigma Fractional-N PLL-s, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol.50, no.11, November 2003, pp. 829-838.10.1109/TCSII.2003.819117
Search in Google Scholar Back to article