Design techniques for low-voltage analog integrated circuits

Matej Rakús; Viera Stopjaková; Daniel Arbet

doi:10.1515/jee-2017-0036

Abstract

In this paper, a review and analysis of different design techniques for (ultra) low-voltage integrated circuits (IC) are performed. This analysis shows that the most suitable design methods for low-voltage analog IC design in a standard CMOS process include techniques using bulk-driven MOS transistors, dynamic threshold MOS transistors and MOS transistors operating in weak or moderate inversion regions. The main advantage of such techniques is that there is no need for any modification of standard CMOS structure or process. Basic circuit building blocks like differential amplifiers or current mirrors designed using these approaches are able to operate with the power supply voltage of 600 mV (or even lower), which is the key feature towards integrated systems for modern portable applications.

References

[1] “International Technology Roadmap for Semiconductors”, [On- line] http://www.itrs2.net.
Search in Google Scholar Back to article
[2] Y. Shouli and E. Sanchez-Sinencio, “Low Voltage Analog Cir- cuit Design Techniques: A Tutorial”, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. 83, no. 2, pp. 179-196, 2000.
Search in Google Scholar Back to article
[3] P. Hasler, T. S. Le, “Overview of Floating-Gate Devices, Circits, and Systems”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, pp. 1-3, 2001.10.1109/TCSII.2001.913180
Search in Google Scholar Back to article
[4] K. J. Baek, J. M. Gim, H. S. Kim, K. Y. Na, N. S. Kim and Y. S. Kim, “Analogue Circuit Design Methodology using Self-Cascode Structures”, Electronics Letters, vol. 49, no. 9, pp. 591-592, April 2013.10.1049/el.2013.0554
Search in Google Scholar Back to article
[5] J. F. Duque-Carrillo; J. L. Ausin; G. Torelli, G. M. Valverde and M. A. Deminquez, “1-V rail-to-rail operational amplifiers stan- dard CMOS technology”, IEEE Journal of Solid-State Circuits, vol. 35, no. 1, pp. 33-44, 2000.10.1109/4.818918
Search in Google Scholar Back to article
[6] A. Chandrakasan, A. W. B. H. C. Sub-Threshold Design for Ultra Low-Power Systems, Springer, 2006.
Search in Google Scholar Back to article
[7] F. Khateb, D. Biolek, N. Khatib and J. Vavra, “Utilizing the Bulk-Driven Technique Analog Circuit Design”, IEEE 13th In- ternational Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 16-19, 2010.10.1109/DDECS.2010.5491827
Search in Google Scholar Back to article
[8] F. Assaderaghi, D. Sinitsky, S. A. Parke, J. Bokor, P. K. Ko and C. Hu, “Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI”, IEEE Transactions on Electron Devices, vol. 44, no.3, pp. 414-422, Mar 1997.10.1109/16.556151
Search in Google Scholar Back to article
[9] L. Zuo, Low-Voltage Bulk Driven Amplifier Design and its Ap- plication Inplantable Biomedical Sensors, University of Ten- nessee, Knoxville, April 2012.
Search in Google Scholar Back to article
[10] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, Oxford: Oxford University Press, 2002.
Search in Google Scholar Back to article
[11] B. Razavi, Design of Analog CMOS Integrated Circuits, New: McGraw-Hill, Inc., 2001.
Search in Google Scholar Back to article
[12] J. Koomen, “An integrated low power hirhly linear 2.4GHz CMOS Receiver Front/End based on Current Amplification and Mixing”, Solid-State Electronics, vol. 16, no. 7, pp. 801-810, June 1973.
Search in Google Scholar Back to article
[13] E. Vittoz and J. Fellrah, “CMOS Analog Integrated Cir- cuits based on Weak Inversion Operations”, IEEE Journal of Solid-State Circuits, vol. 12, no. 3, pp. 224-231, 1977.10.1109/JSSC.1977.1050882
Search in Google Scholar Back to article
[14] A. Anderou, K. Boahen, P. Pouliquen, A. Pavasovic, R. Jenkins and K. Strohbehn, “Current-Mode Subthreshold MOS Circuits for Analog VLSI Neural Systems”, IEEE Transactions on Neural Networks, vol. 2, no. 2, pp. 205-213, Mar 1991.10.1109/72.8033118276373
Search in Google Scholar Back to article
[15] F. Maloberti, F. Francesconi, P. Malcovati and O. Nys, “Design Considerations on Low-Voltage Low-Power Data Converters”, IEEE Transactions on Circuits and Systems I, vol. 42, no. 11, pp. 853-863, November 1995.10.1109/81.477196
Search in Google Scholar Back to article
[16] F. Silveira, D. Flandre and A. Jespers, “A gm/ID based Methodology for the Design of CMOS Analog Circuits and its Application to the Synthesis of a Silicon-on-Insulator Microp- ower OTA”, IEEE Journal of Solid-State Circuits, vol. 31, no. 9, pp. 1314-1319, April 1996.
Search in Google Scholar Back to article
[17] A. I. A. Cunha, M. C. Schneider and C. Galup-Montoro, “An MOS Transistor Model for Analog Circuit Design”, IEEE Jour- nal of Solid-State Circuits, vol. 33, no. 10, pp. 1510-1519, Oct.1998.
Search in Google Scholar Back to article
[18] D. M. Binkley, Tradeoffs and Optimization Analog CMOS De- sign, Cambridge, UK: Cambridge University Press, 2010.
Search in Google Scholar Back to article
[19] A. Guzinski, M. Bialko and J. C. Matheau, “Bodydriven Dif- ferential Amplifier for Application Continuousime Active-C Fil- ter”, ECCTD ’87: European Conference of Circuit Theory and Design, 1987.
Search in Google Scholar Back to article
[20] B. J. Blalock, P. E. Allen and G. A. Rincon-Mora, “A 1 v CMOS op amp using Bulk-Driven MOSFETs”, IEEE Interna- tional Solid-State Circuits Conference, 1995.
Search in Google Scholar Back to article
[21] D. Kontos, K. Domanski, R. Gauthier, K. Chatty, M. Muham- mad, C. Seguin, R. Halbach, C. Russ and D. Alvarez, “Investi- gation of External Latchup Robustness of Dual and Triple Well Designs 65 nm Bulk CMOS Technology”, IEEE International Reliability Physics Symposium Proceedings, pp. 145-150, 2006.10.1109/RELPHY.2006.251207
Search in Google Scholar Back to article
[22] A. Shrivastava, A. P. Gangwar, R. Kuman and R. Dhiman, “A 60 dB Bulk-Driven Rail-to-Rail Input/Output OTA”, 2016 IEEE International Symposium on Nanoelectronic and Informa- tion Systems (iNIS), Gwalior, 2016. 10.1109/iNIS.2016.041
Search in Google Scholar Back to article
[23] D. Arbet, V. Stopjakov´a, M. Kov´aˇc, L. Nagy, M. Rak´us and M. Sovˇc´ık , “130 nm CMOS Bulk-Driven Variable Gain Amplifier for Low-Voltage Applications”, Journal of Circuits, Systems and Computers, vol. 26, no. 8, p. 1740003, 2017.
Search in Google Scholar Back to article
[24] A. S. Sedra and, K. C. Smith, Microelectronic Circuits, Oxford, UK: Oxford University Press, 2011.
Search in Google Scholar Back to article
[25] M. Rakús, V. Stopjakov´a and D. Arbet, “Comparison of Gate-Driven and Bulk-Driven Current Mirror Topologies”, IEEE 19th International Symposium on Design and Diagnostics of Elec- tronic Circuits Systems (DDECS), Koˇsice, Slovakia, April 2016.10.1109/DDECS.2016.7482457
Search in Google Scholar Back to article
[26] M. Rakús, V. Stopjakov´a and D. Arbet, “Analysis of Bulk-Driven and Dynamic-Threshold Current Mirrors for Low-Volt- age Applications”, Design and Diagnostics of Electronic Circuits and Systems (DDECS), Dresden, Germany, April 2017.
Search in Google Scholar Back to article

Design techniques for low-voltage analog integrated circuits

Abstract

Paradigm

My account