References
- “An 796: Cyclone® v and arria® v soc device design guidelines”.
- “Ibm quantum composer”. https://quantumcomputing.ibm.com/composer/files/new. Accessed: 27/6/2022.
- “React library”, https://reactjs.org.
- “Spring framework”, https://spring.io.
- “Atlas-soc kit - user manual”, 2015.
- A. M. Caulfiield, E. S. Chung, A. Putnam, H. Angepat, J. Fowers, M. Haselman, S. Heil, M. Humphrey, P. Kaur, J.-Y. Kim, D. Lo, T. Massengill, K. Ovtcharov, M. Papamichael, L. Woods, S. Lanka, D. Chiou, and D. Burger, “A cloud-scale acceleration architecture”. In: 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2016, 1–13. doi: 10.1109/MICRO.2016.7783710.
- M. C. Herbordt, Y. Gu, T. VanCourt, J. Model, B. Sukhwani, and M. Chiu, “Computing models for fpga-based accelerators”, Computing in Science Engineering, vol. 10, no. 6, 2008, 35–45. doi: 10.1109/MCSE.2008.143.
- S. Hoover, “Hardware accelerated web applications using cloud fpgas”, 2018.
- Z. Jiang, N. Audsley, D. Shill, K. Yang, N. Fisher, and Z. Dong, “Brief industry paper: Axiinterconnectrt: Towards a real-time axiinterconnect for system-on- chips”. In: 2021 IEEE 27th Real-Time and Embedded Technology and Applications Symposium (RTAS), 2021, 437–440. doi: 10.1109/RTAS52030.2021.00046.
- M. Levental, “Tensor networks for simulating quantum circuits on fpgas”, 2021.
- X. Li, C. Fei, and D. Maskell, “Fpga overlays: Hardware-based computing for the masses”, 2018. doi: 10.15224/978-1-63248-144-3-12.
- S. Mittal, “A survey of fpga-based accelerators for convolutional neural networks”, Neural Computing and Applications, vol. 32, 2020. doi: 10.1007/s00521-018-3761-1.
- R. Skhiri, V. Fresse, J. Jamont, B. Suffran, and J. Malek, “From fpga to support cloud to cloud of fpga: State of the art”, International Journal of Reconfigurable Computing, vol. 2019, 2019, 1–17. doi: 10.1155/2019/8085461.
- A. Wicaksana, “Portable infrastructure for heterogeneous reconfigurable devices in a cloud fpga environment”, 2018.