Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
Saha, P., Banerjee, A., Dandapat, A., Bhattacharyya, P.
HARDWARE IMPLEMENTATION OF METHODOLOGIES OF FIXED POINT DIVISION ALGORITHMS
Kumar, D., Saha, P., Dandapat, A.