Have a personal or library account? Click to login
One Way of Output Voltage Hold Circuit Improvement at Low Resistance Comparator Cover

One Way of Output Voltage Hold Circuit Improvement at Low Resistance Comparator

Open Access
|Sep 2012

Abstract

The article presents a way of improvement the important performances of an electronic low resistance comparator. The practical usage of a realized instrument prototype shows some disadvantages: the time until the result appears at the display is to long (the stationary state establishing sequence should be shorter) because of the negative influence of parasitic voltages. Modification of output voltage hold circuit gives quite convenient instrument response time. The parasitic voltage disturbance is decreased to acceptable value, even though the comparator is modified for multirange measurement. The paper describes some details of a solution and its conformation in practical usage.

DOI: https://doi.org/10.2478/v10187-012-0038-2 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Language: English
Page range: 266 - 269
Published on: Sep 17, 2012
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year

© 2012 Radijle Radetić, Dragan Milivojević, Marijana Pavlov, Darko Brodić, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons License.

Volume 63 (2012): Issue 4 (July 2012)