Skip to main content
Have a personal or library account? Click to login
Design of microprogrammed controllers to be implemented in FPGAs Cover

References

  1. Adamski, M. and Barkalov, A. (2006)., University of Zielona Góra Press, Zielona Góra.
  2. Baranov, S. I. (1994)., Kluwer Academic Publishers, Boston, MA.
  3. Barkalov, A. and Titarenko, L. (2009)., Springer-Verlag, Berlin.
  4. Barkalov, A., Wegrzyn, M. and Wiśniewski, R. (2006). Optimization of LUT-elements amount in cotrol unit of system-on-chip,, pp. 143-146.
  5. Barkalov A., Titarenko L. and Chmielewski S. (2007). Reduction in the number of PAL macrocells in the circuit of a Moore FSM,(4): 565-675, DOI: 10.2478/v10006-007-0046-8.
  6. Brown, S. and Vranesic, Z. (2000)., McGraw Hill, New York, NY.
  7. Bukowiec, A. (2009)., University of Zielona Góra Press, Zielona Góra.
  8. De Micheli, G. (1994)., McGraw-Hill, New York, NY.
  9. Gajski, D. (1996)., Prentice Hall, Upper Saddle River, NJ.
  10. Garcia-Vargas, I., Senhadji-Navarro, R., Jimenez-Moreno, G., Civit-Balcells, A. and Guerra-Gutierrez, P. (2007). ROM-based finite state machine implementation in low cost FPGAs,, pp. 2342-2347.
  11. Kania, D. (2004)., Lecture Notes of the Silesian University of Technology, Gliwice, (in Polish).
  12. Lee, J.M. (1999)., Kluwer Academic Publishers, Norwell, MA.
  13. Łuba, T. (2005)., Warsaw University of Technology Press, Warsaw, (in Polish).
  14. Łuba, T., Borowik, G. and Kraśniewski, A. (2009). Synthesis of finite state machines for implementation with programmable structures,(2): 183-200.
  15. Maxfield, C. (2004)., Academic Press, Inc., Orlando, FL.
  16. Sentovich, E.M. (1993)., Ph.D. thesis, University of California, Berkeley, CA.
  17. Thomas, D. and Moorby, P. (2002)., 5th Edn., Kluwer Academic Publishers, Norwell, MA.
  18. Wiśniewska, M., Wiśniewski, R. and Adamski, M. (2007). Usage of hypergraph theory in decomposition of concurrent automata,(7): 66-68.
  19. Wiśniewski, R. (2005). Partial reconfigutration of microprogrammed controllers implemented in FPGAs,, Vol. 21, pp. 239-242, (in Polish).
  20. Wiśniewski, R. (2009)., University of Zielona Góra Press, Zielona Góra.
  21. Wiśniewski, R., Barkalov, A. and Titarenko, L. (2006). Optimization of address circuit of compositional microprogram unit,, pp. 167-170.
  22. Zwolinski, M. (2000)., Addison-Wesley Longman Publishing Co., Inc., Boston, MA.
DOI: https://doi.org/10.2478/v10006-011-0030-1 | Journal eISSN: 2083-8492 | Journal ISSN: 1641-876X
Language: English
Page range: 401 - 412
Published on: Jun 22, 2011
Published by: University of Zielona Góra
In partnership with: Paradigm Publishing Services
Publication frequency: 4 issues per year

© 2011 Remigiusz Wiśniewski, Alexander Barkalov, Larisa Titarenko, Wolfgang Halang, published by University of Zielona Góra
This work is licensed under the Creative Commons License.