Skip to main content
Have a personal or library account? Click to login
Energy characteristic of a processor allocator and a network-on-chip Cover

Energy characteristic of a processor allocator and a network-on-chip

Open Access
|Jun 2011

References

  1. Ababneh, I. (2006). An efficient free-list submesh allocation scheme for two-dimensional mesh-connected multicomputers,(8): 1168-1179, DOI: 10.1016/j.jss.2006.01.019.
  2. Altera Corporation (2009)., Vol. 3, Altera, San Jose, CA.
  3. Boura, Y. and Das, C. R. (1994). Efficient fully adaptive worm-hole routing in n-dimensional meshes,, pp. 589-596, DOI: 10.1109/ICDCS.1994.302473.
  4. Cardarilli, G., Re, A. D., Nannarelli, A. and Re, M. (2002). Power characterization of digital filters implemented on FPGA,, Vol. 5, pp. 801-804, DOI: 10.1109/ISCAS.2002.1010825.
  5. Chmaj, G., Zydek, D. and Koszalka, L. (2004). Comparison of task allocation algorithms for mesh-structured systems,, pp. 39-50.
  6. Dally, W. (1990). Performance analysis of-ary-cube interconnection networks,(6): 775-785, DOI: 10.1109/12.53599.
  7. Dally, W. (1992). Virtual-channel flow control,(2): 194-205.
  8. Dally, W. and Seitz, C.L. (1987). Deadlock-free message routing in multiprocessor interconnection networks,(5): 547-553, DOI: 10.1109/TC.1987.1676939.
  9. Dally, W. and Towles, B. (2001). Route packets, not wires: On-chip interconnection networks,, pp. 684-689, DOI: 10.1109/DAC.2001.156225.
  10. Dally, W. and Towles, B. (2004)., Morgan Kaufmann, San Francisco, CA.
  11. Ding, J. and Bhuyan, L. N. (1993). An adaptive submesh allocation strategy for two-dimensional mesh connected systems,, Vol. 2, pp. 193-200, DOI: 10.1109/ICPP.1993.39.
  12. Duato, J., Yalamanchili, S. and Ni, L. (2003)., Morgan Kaufmann, San Francisco, CA.
  13. Jayasimha, D., Zafar, B. and Hoskote, Y. (2006). On-chip interconnection networks: Why they are different and how to compare them,, Intel Corp, Oration, Santa Clara, CA.
  14. Kavaldjiev, N., Smit, G.J.M. and Jansen, P.G. (2004). A virtual channel router for on-chip networks,, pp. 289-293, DOI: 10.1109/SOCC.2004.1362438.
  15. Kim, J., Park, D., Theocharides, T., Vijaykrishnan, N. and Das, C.R. (2005). A low latency router supporting adaptivity for on-chip interconnects,, pp. 559-564, DOI: 10.1145/1065579.1065726.
  16. Krishna, T., Kumarand, A., Chiang, P., Erez, M. and Peh, L.S. (2008). NoC with near-ideal express virtual channels using global-line communication,, pp. 11-20, DOI: 10.1109/HOTI.2008.22.
  17. Krueger, P., Lai, T. H. and Dixit-Radiya, V. A. (1994). Job scheduling is more important than processor allocation for hypercube computers,(5): 488-497, DOI: 10.1109/71.282559.
  18. Kumar, A., Peh, L.S., Kundu, P. and Jha, N.K. (2007). Express virtual channels: Towards the ideal interconnection fabric,(2): 150-161, DOI: 10.1145/1273440.1250681.
  19. Mohapatra, P., Yu, C., Das, C.R. and Kim, J. (1993). A lazy scheduling for improving hypercube performance,, Vol. 1, pp. 110-117, DOI: 10.1109/ICPP.1993.26.
  20. Rezazad, M. and Sarbazi-Azad, H. (2005). The effect of virtual channel organization on the performance of interconnection networks,, Vol. 15, DOI: 10.1109/IPDPS.2005.427.
  21. Rose, C., Heiss, H.U. and Linnert, B. (2007). Distributed dynamic processor allocation for multicomputers,(3): 145-158, DOI: 10.1016/j.parco.2006.11.010.
  22. Su, C. and Shin, K.G. (1993). Adaptive deadlock-free routing in multicomputers using only one extra virtual channel,, Vol. 1, pp. 227-231, DOI: 10.1109/ICPP.1993.37.
  23. Taylor, M., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., Hoffman, H., Johnson, P., Lee, J.W., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Strumpen, V., Frank, M., Amarasinghe, S. and Agarwal, A. (2002). The raw microprocessor: A computational fabric for software circuits and general-purpose programs,(2): 25-35, DOI: 10.1109/MM.2002.997877.
  24. Upadhyay, J., Varavithya, V. and Mohapatra, P. (1997). A traffic-balanced adaptive wormhole routing scheme for two-dimensional meshes,(2): 190-197, DOI: 10.1109/12.565594.
  25. Valiant, L. and Brebner, G.J. (1981). Universal schemes for parallel communication,, pp. 263-277, DOI: 10.1145/800076.802479.
  26. Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y. and Borkar, N. (2007). An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS,, pp. 98-589, DOI: 10.1109/ISSCC.2007.373606.
  27. Wolkotte, P., Smit, G. and Becker, J. (2005a). Energy efficient NoC for best effort communication,, pp. 197-202, DOI: 10.1109/FPL.2005.1515722.
  28. Wolkotte, P., Smit, G.J.M., Kavaldjiev, N., Becker, J.E. and Becker, J. (2005b). Energy model of networks-on-chip and a bus,, pp. 82-85, DOI: 10.1109/ISSOC.2005.1595650.
  29. Ye, T., Benini, L. and Micheli, G.D. (2002). Analysis of power consumption on switch fabrics in network routers,, pp. 524-529, DOI: 10.1145/513918.514051.
  30. Yoo, B. and Das, C.R. (2002). A fast and efficient processor allocation scheme for mesh-connected multicomputers,(1): 46-60, DOI: 10.1109/12.980016.
  31. Zhu, Y. (1992). Efficient processor allocation strategies for mesh-connected parallel computers,(4): 328-337, DOI: 10.1016/0743-7315(92)90016-G.
  32. Zydek, D. and Selvaraj, H. (2009). Processor allocation problem for NoC-based chip multiprocessors,, pp. 96-101, DOI: 10.1109/ITNG.2009.182.
  33. Zydek, D. and Selvaraj, H. (2011). Fast and efficient processor allocation algorithm for torus-based chip multiprocessors.(1): 91-105, DOI: 10.1016/j.compeleceng.2010.10.001.
  34. Zydek, D. and Selvaraj, H. (2010). Hardware implementation of processor allocation schemes for mesh-based chip multiprocessors,(1): 39-48, DOI: 10.1016/j.micpro.2009.11.003.
  35. Zydek, D., Selvaraj, H. and Gewali, L. (2010). Synthesis of processor allocator for torus-based chip multiprocessors,, pp. 13-18, DOI: 10.1109/ITNG.2010.145.
  36. Zydek, D., Shlayan, N., Regentova, E. and Selvaraj, H. (2008). Review of packet switching technologies for future NoC,, pp. 306-311, DOI: 10.1109/ICSEng.2008.47.
DOI: https://doi.org/10.2478/v10006-011-0029-7 | Journal eISSN: 2083-8492 | Journal ISSN: 1641-876X
Language: English
Page range: 385 - 399
Published on: Jun 22, 2011
Published by: University of Zielona Góra
In partnership with: Paradigm Publishing Services
Publication frequency: 4 issues per year

© 2011 Dawid Zydek, Henry Selvaraj, Grzegorz Borowik, Tadeusz Łuba, published by University of Zielona Góra
This work is licensed under the Creative Commons License.