Skip to main content
Have a personal or library account? Click to login
Hierarchical residue number systems with small moduli and simple converters Cover

Hierarchical residue number systems with small moduli and simple converters

International Journal of Applied Mathematics and Computer Science
Volume 21 (2011): Issue 1 (March 2011)
By:   
Open Access
|Mar 2011
References

References

  1. Akušskij, I. J. and Judickij, D. I. (1968)., Sovetskoje Radio, Moscow, (in Russian).
    Search in Google Scholar
  2. Bi, S., Wang, W. and Al-Khalili, A. (2004). Modulo deflation in (2+ 1, 2, 2- 1) converters,, Vol. 2, pp. 429-432.
    Search in Google Scholar
  3. Biernat, J. (2007)., Exit, Warsaw, (in Polish).
    Search in Google Scholar
  4. Cao, B., Chang, C.-H. and Srikanthan, T. (2003). An efficient reverse converter for the 4-moduli set (2- 1, 2, 2+ 1, 2+ 1) based on the new Chinese remainder theorem,(10): 1296-1303.
    Open DOISearch in Google Scholar
  5. Cao, B., Chang, C.-H. and Srikanthan, T. (2007). A residue-to-binary converter for a new five-moduli set,,(5): 1041-1049.
    Open DOISearch in Google Scholar
  6. Chokshi, R., Berezowski, K. S., Shrivastava, A. and Piestrak, S. J. (2009). Exploiting residue number system for power-efficient digital signal processing in embedded processors,, Grenoble, France, pp. 19-28.
    Search in Google Scholar
  7. Conway, R. and Nelson, J. (2004). Improved RNS FIR filter architectures,(1): 26-28.
    Open DOISearch in Google Scholar
  8. Hiasat, A. A. (2000). New efficient structure for a modular multiplier for RNS,(2): 170-174.
    Open DOISearch in Google Scholar
  9. Mohan, P. V. A. (2001). Comments on "Breaking the 2-bit carry propagation barrier in residue to binary conversion for the [2- 1, 2, 2+ 1] moduli set",(8): 1031.
    Open DOISearch in Google Scholar
  10. Mohan, P. V. (2002)., Kluwer Academic Publishers, Norwell, MA.
    Search in Google Scholar
  11. Molahosseini, A., Navi, K., Dadkhah, C., Kavehei, O. and Timarchi, S. (2010). Efficient reverse converter designs for the new 4-moduli sets 2- 1, 2, 2+ 1, 2- 1 and 2- 1, 2+ 1, 2, 2+ 1 based on new CRTs,(4): 823-835.
    Open DOISearch in Google Scholar
  12. Piestrak, S. J. (1994). Design of residue generators and multi-operand modular adders using carry-save adders,(1): 68-77.
    Open DOISearch in Google Scholar
  13. Piestrak, S. J. (1995). A high-speed realization of a residue to binary number system converter,(10): 661-663.
    Open DOISearch in Google Scholar
  14. Piestrak, S. and Berezowski, K. (2008a). Design of residue multipliers-accumulators using periodicity,, pp. 380-385.
    Open DOISearch in Google Scholar
  15. Piestrak, S. J. and Berezowski, K. S. (2008). Architecture of efficient RNS-based digital signal processor with very low-level pipelining,, pp. 127-132.
    Search in Google Scholar
  16. Skavantzos, A. and Abdallah, M. (1999). Implementation issues of the two-level residue number system with pairs of conjugate moduli,(3): 826-838.
    Open DOISearch in Google Scholar
  17. Soderstrand, M. A., Jenkins, W. K., Jullien, G. A. and Taylor, F. J. (Eds.) (1986)., IEEE Press, Piscataway, NJ.
    Search in Google Scholar
  18. Stine, J. E., Grad, J., Castellanos, I., Blank, J., Dave, V., Prakash, M., Iliev, N. and Jachimiec, N. (2005). A framework for high-level synthesis of system-on-chip designs,, pp. 11-12.
    Search in Google Scholar
  19. Tomczak, T. (2008). Fast sign detection for RNS (2- 1, 2, 2+ 1),(6): 1502-1511.
    Open DOISearch in Google Scholar
  20. Wang, W., Swamy, M. N. S., Ahmad, M. O. and Wang, Y. (2000). A high-speed residue-to-binary converter for three-moduli (2, 2- 1, 2- 1) RNS and a scheme for its VLSI implementation,(12): 1576-1581.
    Open DOISearch in Google Scholar
  21. Wang, W., Swamy, M. N. S., Ahmad, M. O. and Wang, Y. (2003). A study of the residue-to-binary converters for the three-moduli sets,(2): 235-243.
    Open DOISearch in Google Scholar
  22. Wang, W., Swamy, M. N. S. and Ahmad, M. O. (2004). RNS application for digital image processing,, pp. 77-80.
    Search in Google Scholar
  23. Wang, Y. (2000). Residue-to-binary converters based on new chinese remainder the orems,(3): 197-205.
    Open DOISearch in Google Scholar
  24. Wang, Y., Song, X., Aboulhamid, M. and Shen, H. (2002). Adder based residue to binary number converters for (2- 1, 2, 2+ 1),(7): 1772-1779.
    Open DOISearch in Google Scholar
  25. Wang, Z., Jullien, G. A. and Miller, W. C. (2000). An improved residue-to-binary converter,,(9), pp. 1437-1440.
    Search in Google Scholar
  26. Wnuk, M. (2008). Remarks on hardware implementation of image processing algorithms,(1): 105-110, DOI: 10.2478/v10006-008-0010-2.
    Open DOISearch in Google Scholar
  27. Yassine, H. M. (1992). Hierarchical residue numbering system suitable for VLSI arithmetic architectures,, pp. 811-814.
    Search in Google Scholar
  28. Zimmermann, R. (1998). VHDL library of arithmetic units,
    Search in Google Scholar
  29. Zimmermann, R. (1999). Efficient VLSI implementation of modulo (2± 1) addition and multiplication,, pp. 158-167.
    Search in Google Scholar
DOI: https://doi.org/10.2478/v10006-011-0013-2 | Journal eISSN: 2083-8492 | Journal ISSN: 1641-876X
Journal RSS Feed
Language: English
Page range: 173 - 192
Published on: Mar 28, 2011
Published by: University of Zielona Góra
In partnership with: Paradigm Publishing Services
Publication frequency: 4 issues per year
Keywords:
digital arithmetic,
digital circuits,
residue number system,
VLSI
Related subjects:
Mathematics,
Applied mathematics

© 2011 Tadeusz Tomczak, published by University of Zielona Góra
This work is licensed under the Creative Commons License.

Volume 21 (2011): Issue 1 (March 2011)
Previous article
Next article