Reduction in the number of LUT elements for control units with code sharing
Open Access
|Dec 2010References
- Adamski, M. and Barkalov, A. (2006)., University of Zielona Góra Press, Zielona Góra.
- Altera (2010). Altera corpotation webpage
- Baranov, S. (2008)., TUT Press, Tallinn.
- Barkalov, A. and Titarenko, L. (2008)., Springer, Berlin.
- Barkalov, A., Titarenko, L. and Wiśniewski, R. (2006). Synthesis of compositional microprogram control units with sharing codes and address decoder,, pp. 397-400.
- Borowik, G., Falkowski, B. and Łuba, T. (2007). Cost-efficient synthesis for sequetnial circuits implemented using embedded memory blocks of FPGA's,, pp. 99-104.
- Czerwiński, R. and Kania, D. (2004). State assignment method for high speed FSM,, pp. 216-221.
- Eastlake, D. and Jones, P. (2001). RFC:3174 US secure hash algorithm 1 (SHA1),, Network Working Group
- Escherman, B. (1993). State assignment for hardwired VLSI control units,(4): 415-436.
- Jarvinen, K., Tommiska, M. and Skytta, J. (2005). Hardware implementation analysis of the MD5 hash algorithm,, p. 298.1.
- Kam, T., Villa, T., Brayton, R. and Sangiovanni-Vincentelli, A. (1998)., Kluwer Academic Publishers, Boston, MA.
- Kania, D. (2004)., Scientific Fascicles of the Silesian University of Technology, Gliwice, (in Polish).
- Kołopieńczyk, M. (2008)., University of Zielona Góra Press, Zielona Góra.
- Maxfield, C. (2004)., Academic Press, Orlando, FL.
- Micheli, G. D. (1994)., McGraw-Hill, New York, NY.
- Navabi, Z. (2007)., McGraw-Hill, New York, NY.
- Rivest, R. (1992). RFC:1312 the MD5 message-digest algorithm,, Network Working Group
- Scholl, C. (2001)., Kluwer Academic Publishers, Boston, MA.
- Sentovich, E., Singh, K., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P., Brayton, R. K. and Sangiovanni-Vincentelli, A. L. (1992). SIS: A system for sequential circuit synthesis,, EECS Department, University of California, Berkeley, CA.
- Solovjev, V. V. and Klimowicz, A. (2008)., Hot Line-Telecom, Moscow, (in Russian).
- Titarenko, L. and Bieganowski, J. (2009). Optimization of compositional microprogram control unit by modification of microinstruction format,(2): 201-214.
- Xilinx (2006)., Xilinx
- Xilinx (2010). Xilinx corpotation webpage
- Yang, S. (1991). Logic synthesis and optimization benchmarks user guide,, Microelectronic Center of North Carolina, Research Triangle Park, NC 27709-2889.
Language: English
Page range: 751 - 761
Published on: Dec 20, 2010
Published by: University of Zielona Góra
In partnership with: Paradigm Publishing Services
Publication frequency: 4 issues per year
Keywords:
Related subjects:
© 2010 Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski, published by University of Zielona Góra
This work is licensed under the Creative Commons License.