References
- [1] P. V. A. Mohan, V. Ramachandran and M. N. S. Swamy, Switched capacitor filters - theory, analysis and design, Pren-tice Hall International, ISBN 0-13-879818-4, 1995.
- [2] B. J. Sheu and Hu Chenming, “Switch-induced error voltage on a switched capacitor,”, Solid-State Circuits, IEEE Journal of, vol.19, no.4, pp.519–525, Aug 1984 doi: 10.1109/JSSC.1984. 1052176.10.1109/JSSC.1984.1052176
- [3] K. Martin and A. S. Sedra, “Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters,” IEEE Transactions on Circuits and Systems, vol.28, no.8, pp.822,829, Aug 1981 doi: 10.1109/TCS.1981.1085052.10.1109/TCS.1981.1085052
- [4] M. Jamil and Xin-She Yang, “A literature survey of benchmark functions for global optimization problems,” Int. Journal of Mathematical Modelling and Numerical Optimisation, Vol.4, No.2, pp.150-194, 2013, doi: 10.1504/IJMMNO.2013.055204 http://arxiv.org/pdf/1308.4008.pdf.10.1504/IJMMNO.2013.055204http://arxiv.org/pdf/1308.4008.pdf
- [5] S. Yuhui and R.C. Eberhart, “Empirical study of particle swarm optimization”, CEC 99. Proceedings of the Congress on Evolutionary Computation, vol.3, 1999, doi: 10.1109/CEC.1999. 785511.10.1109/CEC.1999.785511
- [6] A. Jafari, S. Sadri and M. Zekri, “Design optimization of analog integrated circuits by using artificial neural networks”, 2010 International Conference of Soft Computing and Pattern Recognition (SoCPaR), pp.385,388, 7-10 Dec.2010, doi: 10.1109/SOC-PAR.2010.5686736.10.1109/SOC-PAR.2010.5686736
- [7] M. Barari, H. R. Karimi and F. Razaghian, “Analog Circuit Design Optimization Based on Evolutionary Algorithms”, Mathematical Problems in Engineering, Article ID 593684, 12 pages, 2014.doi:10.1155/2014/593684.
- [8] T. Mallard, “An improved Nelder-Mead method for analog design optimisation applied to deep sub-micron technology”, 25th IET Irish Signals Systems Conference 2014 and 2014 China-Ireland International Conference on Information and Communications Technologies (ISSC 2014/CIICT 2014), pp.164–168, 26-27 June 2013, doi: 10.1049/cp.2014. 0678.
- [9] C. F. Kurth and G. S. Moschytz, “Nodal analysis of switched-capacitor networks”, IEEE Transactions on Circuits and Systems, Feb 1979, vol.26, no.2, pp.93,105, doi: 10.1109/TCS.1979. 1084613.10.1109/TCS.1979.1084613
- [10] A. Opal and J. Vlach, “Analysis and sensitivity of periodically switched linear networks”, IEEE Transactions on Circuits and Systems, Apr 1989, vol.36, no.4, pp.522,532, doi: 10.1109/31.92884.
- [11] R. Storn and K. Price, “Differential evolution - a simple and efficient adaptive scheme for global optimization over continuous spaces”, Technical report TR-95-012, ICSI, 1995.
- [12] J. Kennedy and R. Eberhart, “Particle swarm optimization”, IEEE International Conference on Neural Networks, pp.1942–1948, vol.4, Nov/Dec 1995 doi: 10.1109/ICNN.1995.488968.10.1109/ICNN.1995.488968
- [13] J. A. Nelder and R. Mead, “A Simplex Method for Function Minimization”, Computer Journal, Vol.7, No.4, pp.308–313,1965, doi:10.1093/comjnl/7.4.308.10.1093/comjnl/7.4.308
- [14] P. P. Vaidyanathan, Multirate Systems and Filter Bank, Prentice-Hall, New Yersey, 1993.
- [15] J. Nahlik, B. Mullane, J. Hospodka, P. Sovka and D. O’Hare, “Optimized switched capacitor biquads for two-channel quadrature-mirror filter bank”, 25th IET Irish Signals Systems Conference 2014 and 2014 China-Ireland International Conference on Information and Communications Technologies (ISSC 2014/CIICT 2014), pp.412–417, 26-27 June 2013, doi: 10.1049/cp.2014. 0724.10.1049/cp.2014.0724
- [16] J. Bicak and J. Hospodka, “PraCAn-Maple Package for Symbolic Circuit Analysis,” Digital Technologies 2008, EDIS Zilina University Publisher, Zilina, 2008, ISBN 978-80-8070-953-2.
- [17] M. Smith, WinSpice User’s Manual [online] 2009 [cit.2012-10-06], URL: http://www.winspice.com, 2012.
- [18] J. Nahlik, J. Hospodka, P. Sovka and B. Psenicka, “Implementation of a two-channel maximally decimated filter bank using switched capacitor circuits”, Radioengineering, 2013, vol.22, no.1, p.167-173.ISSN 1210-2512.
- [19] J. Nahlik, J. Hospodka, P. Sovka and B. Psenicka, “Switched capacitor circuit implementation of two-channel filter bank”, 2013 International Conference on Applied Electronics (AE), Sept.2013, pp.1,4.
- [20] D. B. Ribner and M.A. Copeland, “Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range”, IEEE Journal of Solid-State Circuits, Dec 1984, vol.19, no.6, pp.919,925, doi: 10.1109/JSSC.1984.1052246.10.1109/JSSC.1984.1052246
- [21] J. Bicak and J. Hospodka, “Frequency Response of Switched Circuits in SPICE”, ECCTD’03 Proceedings of the European Conference on Circuit Theory and Design 2003, Monterey: IEEE Circuits and Systems Society, vol.3, pp.333–336, 2003, ISBN 83-88309-95-1.
- [22] J. Nahlik J, J. Hospodka, O. Šubrt and A. B. Chávez, “Optimization Methods for Switched Capacitor Circuits,”, International Conference on Applied Electronics. 2015, Plzeň pp.165–168, 8-9 September 2015, ISSN 1803-7232, ISBN 978-80-261-0385-1.
- [23] J. Nahlik, J. Hospodka and O. Šubrt, “SC Filter Optimization Performance by Hybrid Simplex Algorithm”, 2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Praha, pp.285-288, 2-5 July 2018, ISBN 978-1-5386-5152-0.