Have a personal or library account? Click to login
Complex model description and main capacitor sizing for the cross-coupled charge pump synthesis process Cover

Complex model description and main capacitor sizing for the cross-coupled charge pump synthesis process

Open Access
|Dec 2018

References

  1. [1] F. Pan and T. SamaDar, “Charge Pump Circuit Design”, Mc-Graw-Hill, 2006.
  2. [2] Y. Minami, K. Igarashi, T. Sugiura and N. Nakano, “Area-Efficient Cross-Coupled Charge Pump for On-Chip Solar Cell”, 2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp. 1–6, DOI: 10.1109/ISPACS.2016.7824716.10.1109/ISPACS.2016.7824716
  3. [3] Yi-Ran Wang and Zong-Guang Yu, “A High-Efficiency Cross-Coupled Charge Pump for Flash Memories”, 2010 2nd International Conference on Advanced Computer Control, Shenyang, 2010, pp. 130–133 DOI: 10.1109/ICACC.2010.5486757.10.1109/ICACC.2010.5486757
  4. [4] J. Marek, J. Hospodka and O. Šubrt, “Guidelines on the Switch Transistors Sizing using the Symbolic Description for the Cross-Coupled Charge Pump”, Radioengineering vol. 26, no. 3, 2017.10.13164/re.2017.0781
  5. [5] J. Marek, J. Hospodka and O. Šubrt, “Description of the Functional Blocks for the Cross–Coupled Charge Pump Design Algorithm”, 2017 International Conference on Applied Electronics (AE), Pilsen, Czech Republic, 2017, DOI: 10.23919/AE.2017.8053594.10.23919/AE.2017.8053594
  6. [6] Majd H. Eid and Esther Rodriguez-Villegas, “Analysis and Design of Cross-Coupled Charge Pump for Low Power On Chip Applications”, Microelectronics Journal, vol. 66, 2017, pp. 9–17.10.1016/j.mejo.2017.05.013
  7. [7] J. Marek, J. Hospodka and O. Šubrt, “A Program Procedure for Estimation of the Cross–Coupled Charge Pump Properties”, 2018 International Conference on Applied Electronics (AE), Pilsen, Czech Republic.10.23919/AE.2018.8501429
  8. [8] C. Hu, A. M. Nikenjad, W. Yang, D. Lu et al, “BSIM4.6.4 MOSFET Model: Users Manual” UC Berkeley, 2009 Available on www.device.eecs.berkeley.edu/bsim/?page=BSIM4.
  9. [9] J. Marek, J. Hospodka, O. Šubrt, “Design Rules of the CMOS Inverter for Voltage Converters”, International Journal of Engineering and Innovative Technology (IJEIT) vol. 5, no. 11, 2016.
  10. [10] J. R. Brews, “MOSFET Hand Analysis using BSIM” IEEE Circuits and Devices Magazine vol. 22, no. 1, 2006, pp. 28–36 DOI: 10.1109/MCD.2006.1598077.10.1109/MCD.2006.1598077
  11. [11] R. Baker, “CMOS: Circuit Design, Layout, and Simulation”, 3rd ed. Hoboken, NJ: Wiley, c2010, xxxiii.10.1002/9780470891179
DOI: https://doi.org/10.2478/jee-2018-0049 | Journal eISSN: 1339-309X | Journal ISSN: 1335-3632
Language: English
Page range: 337 - 344
Submitted on: Sep 9, 2018
|
Published on: Dec 14, 2018
In partnership with: Paradigm Publishing Services
Publication frequency: 6 issues per year

© 2018 Jan Marek, Jiri Hospodka, Ondrej Subrt, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 3.0 License.