Skip to main content
Have a personal or library account? Click to login
Non–Symmetric Finite Networks: The Two–Point Resistance Cover

Non–Symmetric Finite Networks: The Two–Point Resistance

Journal of Electrical Engineering
Volume 65 (2014): Issue 5 (September 2014)
By: ,   and    
Open Access
|Nov 2014
References

References

  1. [1] OWAIDAT, M. Q.-HIJJAWI, R. S.-M QHALIFEH, J. M. Interstitial Single Resistor in a Network of Resistors Application of the Lattice Green’Vs Function : J. Phys. A: Math. Theor. 43, 375204.
    Search in Google Scholar
  2. [2] WU, F. Y. : Theory of Resistor Networks: the Two-Point Resistance, J. Phys. A: Mathematical and General 37 (2004), 6653-73.
    Search in Google Scholar
  3. [3] KILBY, J. S. : Turning Potential into Realities: The Invention of the Integrated Circuit (Nobel lecture), ChemPhysChem 2 (2001), 482-489.
    Open DOISearch in Google Scholar
  4. [4] VLACH, J.-SINGHAL, K. : Computer Methods for Circuits Analysis and Design, Van Nostrand Reinhold press, 1994.
    Search in Google Scholar
  5. [5] BRENKUˇ S, J.-STOPJAKOV´A, V.-GYEPES, G. Numerical Method for dc Fault Analysis Simplification and Simulation Time Reduction : in: Design and Diagnostics of Electronic Circuits and Systems, DDECS 2013. Proceedings of the 16th IEEE International Symposium on, 2013, pp. 170-174.
    Open DOISearch in Google Scholar
  6. [6] TSIATOUHAS, Y.-MOISIADIS, Y.-HANIOTAKIS, T.-NIKOLOS, D.-ARAPOYANNI, A. : A New Technique for {IDDQ}, Testing in Nanometer Technologies, Integration, the {VLSI}, Journal 31 No. 2 (2002), 183-194.
    Search in Google Scholar
  7. [7] BERESINSKI, M.-BOREJKO, T.-PLESKACZ,W.-STOPJAKOVA, V. : Built-in Current Monitor for iddq Testing in cmos 90 nm technology, in: Design and Diagnostics of Electronic Circuits and Systems, DDECS 2008, 11th IEEE Workshop on, 2008, pp. 1-4.
    Open DOISearch in Google Scholar
  8. [8] CERŇANOVÁ, V. On an Explicit Solution of a Finite Network Problem: in: ODAM 2013.
    Search in Google Scholar
DOI: https://doi.org/10.2478/jee-2014-0045 | Journal eISSN: 1339-309X (formerly 1335-3632) | Journal ISSN: 1335-3632
Journal RSS Feed
Language: English
Page range: 283 - 288
Submitted on: Dec 12, 2013
Published on: Nov 5, 2014
Published by: Slovak University of Technology in Bratislava
In partnership with: Paradigm Publishing Services
Keywords:
electronic circuit,
fault analysis,
non-symmetric Laplacian matrix,
resistance computation
Related subjects:
Engineering,
Introductions and overviews,
Engineering, other

© 2014 Viera Čerňanová, Juraj Brenkuŝ, Viera Stopjaková, published by Slovak University of Technology in Bratislava
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 3.0 License.

Volume 65 (2014): Issue 5 (September 2014)
Previous article
Next article