References
- Kumar, R., & Dahiya, S. (2013). ‘Performance analysis of different bit carry look ahead adder using VHDL environment’. International Journal of Engineering Science and Innovative Technology, 2(4), 80–88.
- Aishwarya, T., Prasad, L. A., & Nikith, G. S. (2014). ‘FPGA implementation of optimized heterogeneous adder for DSP applications’. International Journal of Engineering Research & Technology, 3(5), 412–414.
- Balasubramanian, P., & Mastorakis, N. E. (2016). ‘ASIC-based implementation of synchronous section-carry based carry lookahead adders’. In: 10th International Conference on Recent Advances in Circuits, Systems, Signal Processing and Communications, pp. 58-64.
- Balasubramanian, P., Edwards, D. A., & Toms. W. B. (2013). ‘Self-timed section-carry based carry lookahead adders and the concept of alias logic’. Journal of Circuits, Systems and Computers, 22(4), 1350028-1 –1350028-24.
- Karthick, S., Valarmathy, R. S., & Nirmalkumar, R. (2018). ‘Performance analysis of reconfigurable heterogeneous adder architectures’. International Journal of Engineering and Advanced Technology, 8(2), 64–69.
- Bhasker, J. (1991). ‘A VHDL primer’. P T R Prentice Hall Englewood Cliffs, New Jersey.
- Nagaraj, Y., Shrinivas, K., Veeresh, K., Veeresh, A., Madhu, P., & Sharma, C. (2012). ‘FPGA implementation of different adder architectures’. International Journal of Emerging Technology and Advanced Engineering, 2(8), 362–364.
- Singh, R. P. P., Chaturvedi, A., & Singh, O. (2012). ‘Trade-offs in designing high-performance digital adder based on heterogeneous architecture’. International Journal of Computer Applications, 56(13), 12–16.
- Wang, Y., Pai, C., & Song, X. (2002). ‘The design of hybrid carry-lookahead/carry-select adders’. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 49(1), 16–24.
- Pai, Y. T., & Chen, Y. K. (2004). ‘The fastest carry-lookahead adder’. Proceedings of the second IEEE International Workshop on Electronic Design Test and Applications (DELTA), 434–436.
- Gowthami, K., & Devi, Y. Y. (2016). ‘Design of 16-bit heterogeneous adder architectures using different homogeneous adders’. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 5(10), 7843–7849.
- Lee, B. S., Lee, J. G., Lee, J. A., & Ercegovac, M. D. (2007). ‘A design method for heterogeneous adders’. In: International Conference on Embedded Software and Systems, pp. 121–132.
- Agarwal, N., & Anand, S. (2013). ‘Logical effort to study the performance of 32-bit heterogeneous adder’. International Journal of Computer Applications, 65(16), 36–38.
- Karthick, S., Valarmathy, S., & Prabhu, E. (2015). ‘Low power heterogeneous adder’. Wseas Transactions on Circuits and Systems, 14, 108-116.
- Nagendra, C., Irwin, M. J., & Owens, R. M. (1996). ‘Area-time-power tradeoffs in parallel’. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 43(10), 689-702.
- Knowles, S. (2001). ‘A family of adders’. In: Proceedings 15th IEEE Symposium on Computer Arithmetic, pp. 277–281.
- Hasan, M., Hossain, M. S., Siddique, A. H., Hossain, M., Zaman, H. U., & Islam, S. (2021). ‘A high-speed 4-bit Carry Look-Ahead architecture as a building block for wide word-length Carry-Select Adder’. Microelectronics Journal, 109, 104992.
- Hasan, M., Islam, M. S., & Ahmed, M. R. (2019). ‘Performance improvement of 4-bit static CMOS carry look-ahead adder using modified circuits for carry propagate and generate terms’. Science Journal of Circuits, Systems and Signal Processing, 8(2), 76–81.
- Oklobdzija, V., Zeydel, B., Mathew, S., & Krishnamurthy, R. (2003). ‘Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders’. In: IEEE Symposium on Computer Arithmetic, pp. 272–279.
- Mahapatro, S., & Rout, S. S. (2020). ‘FPGA implementation of 16-bit and 32-bit heterogeneous adders’. In: Proceedings on Advances in Electrical Control and Signal Systems, 665, pp. 679–689.
- Mahapatro, S., Bhuyan, K. C., Acharya, S., & Mishra, A. (2018). ‘Simulation and synthesis of heterogeneous adder using VIVADO’. International Journal for Research in Applied Science & Engineering Technology, 6(3), 964–976.
- Rout, S. S., Samantaray, S. K., & Patjoshi, R. K. (2023). ‘A comparative implementation of 12-bit and 14-bit heterogeneous adders’. In: 19th International Conference on Information Assurance and Security (IAS).
- Sakthivel, B., & Padma, A. (2020). ‘Area and delay efficient GDI based accuracy configurable adder design’. Microprocessors and Microsystems, 73, 102958.
- Farahmand, E., Mahani, A., Hanif, M. A., & Shafique, M. (2021). ‘Design and analysis of high-performance heterogeneous block-based approximate adders’. ACM Transactions on Embedded Computing Systems, 37(4), 1–34.
- Oghostinos, A. E., Moussa, K., Elnaggar, A., Abdalrhman, A., & Soltan, A. (2022). ‘Single-cycle MIPS processor based on configurable approximate adder’. In: 11th IEEE International Conference on Modern Circuits and Systems Technologies (MOCAST), pp. 1–4.