Have a personal or library account? Click to login
Domain-Specific FPGA-Based Digital Acquisition System for Hardware Accelerators Integration Cover
Open Access
|Aug 2024

References

  1. Ankit A., Chakraborty I., Agrawal A., Ali M., Roy K., Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators, IEEE Micro, vol. 40, no. 6, pp. 8-22, 2020.
  2. Arnaud A., Miguez M., Gak J., Puyol R., Garcia-Ramirez R., A RISC-V Based Medical Implantable SoC for High Voltage and Current Tissue Stimulus, in IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS), San Jose, Costa Rica, 2020.
  3. Bailey S., Han J., Rigge P., Lin R., Chang E., Mao H., A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET, in IEEE Asian Solid-State Circuits Conference (A-SSCC), Tainan, Taiwan, 2018.
  4. Droms R., Dynamic Host Configuration Protocol, Request for Comments: 2131, Network Working Group, Bucknell University, March 1997.
  5. Gelfand I.M., Vilenkin N. Ya, Generalized Functions: Applications of Harmonic Analysis, Academic Press, 2014, ISBN: 9781483262246.
  6. Hennessy J.L., Patterson D.A., Computer Organization and Design. The Hardware/Software Interface. RISC-V Edition, Morgan Kaufmann Publishers, 2017, ISBN: 9780128122754.
  7. Hoang T.T., Duran C., Tsukamato A., Suzaki K., Pham C.K., Cryptographic Accelerators for Trusted Execution Environment in RISC-V Processors, in IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 2020.
  8. Holton T., Digital Signal Processing: Principles and Applications, Cambridge University Press, 2021, ISBN: 9781108418447.
  9. Hornig C, A Standard for the Transmission of IP Datagrams over Ethernet Networks, Request for Comments: 894, Network Working Group, Symbolics Cambridge Research Center, April 1984.
  10. Hung Y., Chang Y., Lee S., An Energy-efficient and Programmable RISC-V CNN Coprocessor for Real-time Epilepsy Detection and Identification on Wearable Devices, in IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW), 2021.
  11. Plummer D.C., An Ethernet Address Resolution Protocol, Request for Comments: 826, MIT, November 1982.
  12. Popovici C.A., Stan A., Extending a RISC-V Core with a CAN-FD Communication Unit, in 2022 26th International Conference on System Theory, Control and Computing (ICSTCC), Sinaia, Romania, 2022, https://doi.org/10.1109/ICSTCC55426.2022.9931880 .
  13. Popovici C.A., Stan A., Real-Time RISC-V-Based CAN-FD Bus Diagnosis Tool, Micromachines, vol. 14, no. 1, p. 196, 2023, https://doi.org/10.3390/mi14010196 .
  14. Popovici C.A., Stan A., Manta V.I., RISC-V Extension for Optimized PWM Control, in 27th International Conference on System Theory, Control and Computing (ICSTCC), Timișoara, Romania, 2023, https://doi.org/10.1109/ICSTCC59206.2023.10308510 .
  15. Postel J., Internet Control Message Protocol, Request for Comments: 792, Information Sciences Institute University of Southern California, September 1981.
  16. Postel J., Internet Protocol, Request for Comments: 791, Information Sciences Institute University of Southern California, September 1981.
  17. Postel J., User Datagram Protocol, Request for Comments: 768, Information Sciences Institute University of Southern California, September 1980.
  18. Proakis J.G., Manolakis D.G., Digital Signal Processing: Principles, Algorithms, and Applications, Prentice-Hall International, Third Edition, 1995, ISBN: 0133943389.
  19. Shannon C.E., Communication in the Presence of Noice, Proceedings of the IRE, Volume 27, Issue 1, January 1949.
  20. Tagliavini G., Mach S., Rossi D., Marongiu A., Benini L., Design and Evaluation of Small Float SIMD extensions to the RISC-V ISA, in Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019.
  21. Tourres M., Chavet C., Le Gal B., Crenne J., Coussy P., Extended RISC-V hardware architecture for future digital communication systems, in IEEE 4th 5G World Forum (5GWF), Montreal, QC, Canada, 2021.
  22. Vreča J., Sturm K., Gungl E., Merchant F., Accelerating Deep Learning Inference in Constrained Embedded Devices Using Hardware Loops and a Dot Product Unit, IEEE Access, vol. 8, pp. 165913-165926, 2020.
DOI: https://doi.org/10.2478/bipie-2023-0012 | Journal eISSN: 2537-2726 | Journal ISSN: 1223-8139
Language: English
Page range: 101 - 132
Submitted on: Jun 20, 2024
Accepted on: Jul 25, 2024
Published on: Aug 30, 2024
Published by: Gheorghe Asachi Technical University of Iasi
In partnership with: Paradigm Publishing Services
Publication frequency: 4 issues per year

© 2024 Cosmin-Andrei Popovici, Andrei Stan, Vasile-Ion Manta, published by Gheorghe Asachi Technical University of Iasi
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.