Implementation of Grid Synchronization Methods on a Real Time Development System

Andor-Attila Zsigmond; András Kelemen

doi:10.2478/auseme-2021-0005

Abstract

The paper presents a study regarding the implementation of two representative grid synchronization methods, intended to be used in the control structure of a three phase switch mode voltage rectifier.

The methods considered are the Synchronous Reference Frame Phase Locked Loop (SRF PLL) and the Double Synchronous Frame Phase Locked Loop (DSRF PLL), respectively. These synchronization methods have been compared on a real time development system type dSpace 1104 from the point of view of their performance in case of an unbalanced mains voltage system. Finally, the influence of the chosen grid synchronization method on the performance of a synchronous reference frame controlled three-phase switch mode voltage rectifier is studied by simulation, and better results are demonstrated to be provided by the use of the DSRF PLL.

References

[1] Teodorescu, R., Liserre, M., Rodriguez, P., “Grid Synchronization in Three Phase Power Converters,” in Grid Converters for Photovoltaic and Wind Power Systems, IEEE, pp.169–204, 2007.
Search in Google Scholar Back to article
[2] Rodriguez, P., Pou, J., Bergas, J., Candela, I., Burgos, R., and Boroyevich, D., “Double Synchronous Reference Frame PLL for Power Converters Control”, IEEE 36th Power Electronics Specialists Conference, 2005, pp. 1415–1421.10.1109/PESC.2005.1581815
Search in Google Scholar Back to article
[3] Malinowski, M., Kazmierkowski, M. P., Trzynadlowski, A., “Review and Comparative Study of Control Techniques for Three-phase PWM Rectifiers”, Mathematics and Computers in Simulation, 63, pp. 349–361, 2003.10.1016/S0378-4754(03)00081-8
Search in Google Scholar Back to article
[4] Kulkarni, A., and John, V., “Design of Synchronous Reference Frame Phase-Locked Loop with the Presence of DC Offsets in the Input Voltage”, IET Power Electronics, vol. 8, no. 12, pp. 2435–2443, 2015.10.1049/iet-pel.2014.0878
Search in Google Scholar Back to article
[5] Rodriguez, P., Pou, J., Bergas, J., Candela, J. I., Burgos, R. P., and Boroyevich, D., “Decoupled Double Synchronous Reference Frame PLL for Power Converters Control”, IEEE Transactions on Power Electronics, vol. 22, no. 2, pp. 584–592, 2007.10.1109/TPEL.2006.890000
Search in Google Scholar Back to article
[6] Sevilmiş, F., and Karaca, H., “Performance Analysis of SRF-PLL and DDSRF-PLL Algorithms for Grid Interactive Inverters,” International Advanced Researches and Engineering Journal, pp. 116–122, 2019.10.35860/iarej.412250
Search in Google Scholar Back to article
[7] Guo, X. et al., “Phase Locked Loop and Synchronization Methods for Grid- Interfaced Converters: a Review”, Przegląd Elektrotechniczny, pp. 182–187, 2011.
Search in Google Scholar Back to article
[8] dSPACE GmbH, “Real-Time Interface (RTI and RTI-MP) -Implementation Guide,” Relase 4.2 –March 2005.
Search in Google Scholar Back to article
[9] Sanjuan, S. L., “Voltage Oriented Control of Three-Phase Boost PWM Converters”, Göteborg, Sweden, Chalmers University of Technology, 2010.
Search in Google Scholar Back to article
[10] Rodriguez, P., Sainz, L. and Bergas, L., “Synchronous Double Reference Frame PLL Applied to a Unified Power Quality Conditioner”, in Proc. 10th International Conference on Harmonics and Quality of Power, vol. 2, 2002, pp. 614–619.
Search in Google Scholar Back to article
[11] Hartani, K, and Miloud, Y., “Control Strategy for Three Phase Voltage Source PWM Rectifier Based on the Space Vector Modulation”, Advances in Electrical and Computer Engineering, 2010.10.4316/aece.2010.03010
Search in Google Scholar Back to article
[12] Chung, S.-K., “A Phase Tracking System for Three Phase Utility Interface Inverters”, IEEE Transactions on Power Electronics, vol. 15, no. 3, pp. 431-438, May 2000.10.1109/63.844502
Search in Google Scholar Back to article
[13] Rodriguez, J. R., Dixon, J. W., Espinoza, J. R., Pontt, J., and Lezana, P., “PWM Regenerative Rectifiers: State of the Art”, IEEE Transactions on Industrial Electronics, vol. 52, no. 1, pp. 5–22, Feb. 2005.10.1109/TIE.2004.841149
Search in Google Scholar Back to article
[14] Sharma, D., Sen, B., and Babu, B. C., “Improved Grid Synchronization Algorithm for DG System Using DSRF PLL Under Grid Disturbances”, 2012 Students Conference on Engineering and Systems, 2012, pp. 1–6.10.1109/SCES.2012.6199017
Search in Google Scholar Back to article
[15] Akagi, H., Hirokazu, E., Aredes, M, “Instantaneous Power Theory and Applications to Power Conditioning”, IEEE Press, 2007.10.1002/0470118938
Search in Google Scholar Back to article

Implementation of Grid Synchronization Methods on a Real Time Development System

Abstract

Paradigm

My account