Design And Fpga Implementation Of Nonlinearity Compensation Of Capacitive Pick-Off Mems Accelerometer For Satellite Launch Vehicles Cover

.blurhash-client-img { display: none !important; }

Design And Fpga Implementation Of Nonlinearity Compensation Of Capacitive Pick-Off Mems Accelerometer For Satellite Launch Vehicles

International Journal on Smart Sensing and Intelligent Systems

Volume 2 (2009): Issue 2 (January 2009)

By: Thampi Paul, S.Vijin Jenius and M. Sasi Kumar

Open Access

|Nov 2017

Authors

Thampi Paul

thampi_paul@yahoo.co.uk

ISRO Inertial Systems Unit, Vattiyoorkavu, Thiruvananthapuram-695013, India

S.Vijin Jenius

vijin_jenius@yahoo.com

ISRO Inertial Systems Unit, Vattiyoorkavu, Thiruvananthapuram-695013, India

M. Sasi Kumar

Dept. of Electronics & Communication, Marian Engg. College, Thiruvananthapuram-695082, India

DOI: https://doi.org/10.21307/ijssis-2017-347 | Journal eISSN: 1178-5608

Journal RSS Feed

Language: English

Page range: 213 - 228

Published on: Nov 2, 2017

Published by: Professor Subhas Chandra Mukhopadhyay

In partnership with: Paradigm Publishing Services

Publication frequency: 1 issue per year

Keywords:

error compensation

Related subjects:

Introductions and overviews,

Engineering, other

© 2017 Thampi Paul, S.Vijin Jenius, M. Sasi Kumar, published by Professor Subhas Chandra Mukhopadhyay
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.

Previous article Volume 2 (2009): Issue 2 (January 2009)Next article