Low Power Consumption Digital Clock Recovery Circuit Based on Threshold Crossing

Perić, Dragana; Perić, Miroslav

doi:10.1515/jee-2016-0063

Abstract

In this paper a new structure of digital clock recovery — DCR circuit is presented. The main features of this DCR are: low complexity design, low power consumption and a single system clock operation. Thus, multiple instantiation of this type of DCR on a single chip is not complex. Due to this, such DCR can target application in energy-efficient cognitive radio systems with carrier aggregation. For performance evaluation, we have derived Markov chain based mathematical model for peak-to-peak and root mean square jitter performance analysis. The stability problem of this model, rising from the fact that some phase error states have several orders of magnitude lower probabilities than the others, is solved using mathematical apparatus for symbolic analysis. The mathematical model validity is examined by laboratorial measurements of proposed DCR for 4-PAM signal. The measurement methodology and results are described in details.

References

[1] MENGALI, U.—D’ANDREA, A. N. : Synchronization Techniques for Digital Receivers, Plenum Press, N.Y., 1997.10.1007/978-1-4899-1807-9
Search in Google Scholar Back to article
[2] GARDNER, F. M. : Phaselock Techniques, 3rd edition, Wiley, 2005.10.1002/0471732699
Search in Google Scholar Back to article
[3] WHITE, S. C.—BEAULIEY, N. C. : On the Application of the Cramer-Rao and Detection Theory Bounds to Mean Square Error of Symbol Timing Recovery, IEEE Trans. Comm. 40 No. 10 (Oct 1992).10.1109/26.168794
Search in Google Scholar Back to article
[4] NOELS, N.—WYMEERSCH, H.—STEENDAM, H.—MOENECLAEY, M. : True Cramer-Rao Bound for Timing Recovery from a Bandlimited Linearly Modulated Waveform with Unknown Carrier Phase and Frequency, IEEE Trans. Comm. 52 No. 3 (2004).10.1109/TCOMM.2004.823648
Search in Google Scholar Back to article
[5] STOJANOVIC, N.—MAO, B.—ZHAO, Y. : Digital Phase Detector for Nyquist and Faster than Nyquist Systems, IEEE Commun. Lett. 18 No. 3 (Mar 2014), 511–514.10.1109/LCOMM.2014.012314.132364
Search in Google Scholar Back to article
[6] GAPPMAIR, W. : Open-Loop Analysis of a Nonlinearly Modified Gardner Synchronizer, IEEE Commun. Lett. 18 No. 11 (Nov 2014), 1963–1966.10.1109/LCOMM.2014.2360177
Search in Google Scholar Back to article
[7] AKYILDIZ, W.—SU, Y.—SANKARASUBRAMANIAM,—CAYIRCI, E. : Wireless Sensor Networks: A Survey, Comput. Netw. 38 No. 4 (Mar 2002), 393–422.10.1016/S1389-1286(01)00302-4
Search in Google Scholar Back to article
[8] WANG, Y.—LIU, A.—GUO, D.—LIU, X. : Reduced-Complexity Non-Data-Aided Timing Recovery for PAM-based M-ary CPM Receivers, Radioengineering 21 No. 3 (Sep 2012).10.1109/WCNC.2013.6555198
Search in Google Scholar Back to article
[9] LOTZE, J.—FAHMY, S. A.—NOGUERA, J.—DOYLE, L. E. : A Model-Based Approach to Cognitive Radio Design, IEEE J. Sel. Areas Commun. 29 No. 2 (Feb 2011).10.1109/JSAC.2011.110217
Search in Google Scholar Back to article
[10] XIONG, F. : Digital Modulation Techniques, Second Edition, Artech House, 2006.
Search in Google Scholar Back to article
[11] CORDESSES, L. : A Direct Digital Synthesis: A Tool for Periodic Wave Generation (Part I)a, IEEE Signal Processing Magazine 21 No. 4 (July 2004), 50–54.10.1109/MSP.2004.1311140
Search in Google Scholar Back to article
[12] CESSNA, R. J.—DONALD, L. M. : Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian Noise, IEEE Trans. Comm. COM-20 No. 2 (Apr 1972).10.1109/TCOM.1972.1091128
Search in Google Scholar Back to article
[13] KRATYUK, V.—HANUMOLU, P. K.—UN-KU MOON—MAYARAM, K. : A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy, IEEE Trans. on Circuits and Systems II 54 No. 3 (Mar 2007), 247–251.10.1109/TCSII.2006.889443
Search in Google Scholar Back to article
[14] FOGEL, E.—GAVISH, M. : Performance Evaluation of Zero-Crossing-Based Bit Synchronizers, IEEE Trans. Comm. 37 No. 6 (June 1989).10.1109/26.31154
Search in Google Scholar Back to article
[15] PANAYIOTOPOULOS, I.—DEMOSTHENES, G. D.—CONSTANTINOU, P. : Anti-Hangup Binary Quantized DPLL Technique for Timing Recovery in QAM Symbol-Rate Sampled Receivers, IEEE Trans. Comm. 49 No. 2 (Feb 2001).10.1109/26.905900
Search in Google Scholar Back to article
[16] ITU-T Rec. G.812 (06/2004), “Timing requirements of slave clocks suitable for use as node clocks in synchronization networks”, International telecommunication union, 2004.
Search in Google Scholar Back to article
[17] WOLFRAM, S. : An Elementary Introduction to the Wolfram Language, Wolfram Media, Inc, 2016.
Search in Google Scholar Back to article
[18] Datasheet and related documents of Analog Devices AD603 chip are available online at: www.analog.com.
Search in Google Scholar Back to article
[19] Datasheet and related documents of Xilinx XC2C256 chip are available online at: www.xilinx.com.
Search in Google Scholar Back to article
[20] Datasheet and related documents of Silicon Labs Si5338 are available online at: www.silabs.com.
Search in Google Scholar Back to article

Low Power Consumption Digital Clock Recovery Circuit Based on Threshold Crossing

Abstract

Paradigm

My account