References
- [1] BOBDA, C. : Introduction to Reconfigurable Computing: Architectures, Springer Science+Business Media B.V., Dordrecht, 2007, pp. 15–66.
- [2] CARDOSO, J.—HÜBNER, M. : Reconfigurable Computing, From FPGAs to Hardware/Software Codesign, Springer-Verlag, New York, 2011, pp. 7–34.
- [3] TREFZER, M. A.—TYRRELL, A. M. : Evolvable Hardware: From Practice to Application, Springer Science+Business Media B.V., Dordrecht, 2015, pp. 14–22.
- [4] RŮŽIČ KA, R.—ŠIMEK, V. : More Complex Polymorphic Circuits: A Way to Implementation of Smart Dependable Systems, ElectroScope 07 No. 05 (2013), 01–06.
- [5] STOICA, A.—ZEBULUM, R. S.—KEYMEULEN, D. : Polymorphic Electronics, Proceedings of Evolvable Systems: From Biology to Hardware Conference, volume 2210 of LNCS, Springer 2001, 291–302.
- [6] SEKANINA, L.—RŮŽIČKA, R.—VAŠÍČEK, Z.—PROKOP, R.—FUJCIK, L. : REPOMO32 — New Reconfigurable Polymorphic Integrated Circuit for Adaptive Hardware, Proceedings of the 2009 IEEE Symposium Series on Computational Intelligence — Workshop on Evolvable and Adaptive Hardware, 2009, pp. 39–46.
- [7] TANACHUTIWAT, S.—LEE, J. U.—WANG, W.—SUNG, C. Y. : Reconfigurable Multi-Function Logic based on Graphene P-N Junctions, Proceedings of the 47th ACM/IEEE Design Automation Conference, 2010, pp. 883–888.
- [8] WEBER, W. M.—HEINZIG, A.—TROMMER, J.—MARTIN, D.—GRUBE, M.—MIKOLAJICK, T. : Reconfigurable Nanowire Electronics - A Review, Journal on Solid-State Electronics 102 (2014), 12–24.
- [9] TESAŘ, R.—ŠIMEK, V.—RŮŽIČKA, R.—CRHA, A. : Polymorphic Electronics Based on Ambipolar OFETs, EDS 2014 IMAPS CS International Conference Proceedings, pp. 106–111.
- [10] MILLER, J.—THOMSON, P. : Cartesian Genetic Programming, Proceedings of the 3rd European Conference on Genetic Programming EuroGP 2000, vol. 1802, 2000, pp. 121–132.
- [11] GAJDA, Z.—SEKANINA, L. : On Evolutionary Synthesis of Compact Polymorphic Combinational Circuits, Journal of Multiple-Valued Logic and Soft Computing 17 No. 062011, 607–331.
- [12] BÄCK, T. : Evolutionary Algorithms in Theory and Practice, Oxford University Press, Oxford, Great Britain, 1996, pp. 91–105.
- [13] GAJDA, Z.—SEKANINA, L. : Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design, Proceedings of the 2007 Genetic and Evolutionary Computation Conference, 2007, pp. 245–252.
- [14] SEKANINA, L. : Ubiquity Symposium: Evolutionary Computation and the Processes of Life: Evolutionary Computation in Physical World, Ubiquity No. 022013 (2013), 1–7.
- [15] KOZA, J. R. : Genetic Programming: On the Programming of Computers by Means of Natural Selection, MIT Press, Cambridge, Massachusetts, USA, 1992, pp. 527–552.
- [16] THOMSON, A. : Silicon Evolution, Genetic Programming 1996: Proceedings of the First Annual Conference (Complex Adaptive Systems), 1996, pp. 444–452.
- [17] WAKERLY, J. F. : Digital Design: Principles and Practices, Prentice Hall, New Jersey, USA, 2000, pp. 183–236.
- [18] DARRINGERET, J. A. : Logic Synthesis through Local Transformations, IBM Journal of Research and Development 25 No. 04 (1981), 272–280.
- [19] HACHTEL, G. D.—SOMENZI, F. : Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Boston, Massachusetts, USA, 1996, pp. 409–454.
- [20] HASSOUN, S.—SASAO, T. : Logic Synthesis and Verification, Kluwer Academic Publishers, Boston, Massachusetts, USA, 2002, pp. 29–64.
- [21] BRAYTON, R. K.—MCMULLEN, C. : The Decomposition and Factorization of Boolean Expressions, Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 1982, pp. 49–54.